Message from the General Chair
Message from the Program Chairs
Technical Program Committee
Built-in Random Testing for Dual-Port RAMs p. 2
A Self-Diagnostic BIST Memory Design Scheme p. 7
Mega Bit BiCMOS SRAM Chip Package Modelling and Performance Analysis p. 10
An On-Chip Test Scheme for SRAMs p. 16
Mechanical Stress-Induced Void Formation in Thin Films p. 22
Electrical Failure Analysis in High Density DRAMs p. 26
Mega Bit CMOS SRAM Chip Failure Analysis Using External Electrical Testing and Internal Contactless Laser Beam Testing p. 32
A High Speed Embedded Cache Design with Non-Intrusive BIST p. 40
Fully-Parallel Multi-Megabit Integrated CAM/RAM Design p. 46
A Fault-Tolerant Multiprocessor Cache Memory p. 52
Design of an Active Memory System for Network Applications p. 58
GOS Defects in SRAM: Fault Modeling and Testing Possibilities p. 66
A TimeSaving Testing Scheme for MaskROM Based on StructureOriented Failures p. 72
On Fault Modeling and Testing of Content-Addressable Memories p. 78
The Automatic Generation of March Tests p. 86
Using Sinusoidal Stimuli and Fourier Analyses for Memory IC Testing p. 92
Automatic On-Line Memory Tests in Workstations p. 98
Transparent Memory BIST p. 106
BIST for Ring-Address SRAM-Type FIFOs p. 112
A Transparent Built-In Self-Test Scheme for Detecting Single V-Coupling Faults in RAMs p. 119
Radiation Hardening of Dynamic Memories by the Use of a New Dummy Cell Concept p. 126
Memory Process and Test Techniques for Known Good Die p. 130
Total Dose Radiation Hardening and Testing Issues of GaAs Static Memories p. 135
Author Index p. 141
Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.