General Chairs’ Message
Program Chairs’ Message
Steering Committee
Program Committee
Conference Committee
Reviewers
Awards
Tutorials at VLSI Design ’94 p. 1
Keynote Address: On the Brink of a New Era in VLSI Design p. 3
Plenary Session Invited Talk: Gigachip Technology and the Signal Processing Revolution p. 4
Application of High-Level Synthesis in an Industrial Project p. 5
An Empirical Study on the Effects of Physical Design in High-Level Synthesis p. 11
ILP-Based Scheduling with Time and Resource Constraints in High Level Synthesis p. 17
FAST: FPGA Targeted RTL Structure Synthesis Technique p. 21
Ultra Fine-Grain Template-Driven Synthesis p. 25
Logic Simulation Using an Asynchronous Parallel Discrete-Event Simulation Model on a SIMD Machine p. 29
SEMU: A Parallel Processing System for Timing Simulation of Digital CMOS VLSI Circuits p. 33
CM-SIM: A Parallel Circuit Simulator on a Distributed Memory Multiprocessor p. 39
Parallel Model Evaluation for Circuit Simulation on the PACE Multiprocessor p. 45
Analog Modeling Using Event-Driven HDL's p. 53
A SPICE Model of RLGC Transmission Line with Error Control p. 57
Multiple Fault Testing in Analog Circuits p. 61
The Design of Analog Self-Checking Circuits p. 67
OTA Based Neural Network Architectures with On-Chip Tuning of Synapses p. 71
TWTXBB: A Low Latency, High Throughput Multiplier Architecture Using a New [actual symbol not reproducible] Compressor p. 77
Calculation of Minimum Number of Registers in Arbitrary Life Time Chart p. 83
A VLSI Architecture of an Inverse Discrete Cosine Transform p. 87
A Fast Algorithm for Performing Vector Quantization and its VLSI Implementation p. 91
A 600MHz Half-Bit Level Pipelined Multiplier Macrocell p. 95
A Three-Stage Partial Scan Design Method Using the Sequential Circuit Flow Graph p. 101
Simulated Annealing for Target-Oriented Scan p. 107
A Test Function Architecture for Interconnected Finite State Machines p. 113
A Bist PLA Design for High Fault Coverage and Testing by an Interleavingly Crosspoint Counting p. 117
Testability Properties of Local Circuit Transformations with Respect to the Robust Path-Delay-Fault Model p. 123
Flipping Modules to Improve Circuit Performance and Routability p. 127
A New Genetic Algorithm for the Channel Routing Problem p. 133
High Performance Over-the-Cell Routing  
Over-the-Cell Routing Algorithms for Industrial Cell Models  
Two-Layer Wiring with Pin Preassignments is Easier if the Power Supply Nets are Already Generated  
Rapid Technology Projection for High-Level Synthesis  
Behavioral Design and Prototyping of a Fail-Safe System  
BINET: An Algorithm for Solving the Binding Problem  
A CAD Tool for Design of On-Chip Store and Generate Scheme  
HSIM1 and HSIM2: Object Oriented Algorithms for VHDL Simulation  
$I_{DDQ}$ Measurement Based Diagnosis of Bridging Faults in Full Scan Circuits  
$I_{DDQ}$ Detection of CMOS Bridging Faults by Stuck-At Fault Tests  
The Effect of Built-In Current Sensors (BICS) on Operational and Test Performance  
On Testability of Differential Split-Level CMOS Circuits  
Testable Realizations of CMOS Combinational Circuits for Voltage and Current Testing  
On the Synthesis of Gate Matrix Layout  
An Efficient Hybrid Heuristic for the Gate Matrix Layout Problem in VLSI Design  
SAGA: A Unification of the Genetic Algorithm with Simulated Annealing and its Application to Macro-Cell Placement  
GLOVE: A Graph-Based Layout Verifier  
A Sea-of-Gates Style FPGA Placement Algorithm  
A Methodology for Architecture Synthesis of Cascaded IIR Filters on TLU FPGAs  
High Speed Digital Filtering on SRAM-Based FPGAs  
Impact of Logic Module Routing Flexibility on the Routability of Antifuse-Based Channelled FPGA Architectures  
Detailed Routing of Multi-Terminal Nets in FPGAs  
A Switch-Memory Chip for Packet Switching at Gigabits per Second  
A 2Kx1K Space Switch ASIC for Use in Digital Exchanges  
Layout Influenced Factorization of Boolean Functions  
On Determining Symmetries in Inputs of Logic Circuits  
Energy Efficient Programmable Computation  
Synthesis of Low Power Linear DSP Circuits Using Activity Metrics  
Power Constraint Scheduling of Tests  
Design of an Application Specific VLSI Chip for Image Rotation  
Cellular Automata Based VLSI Architecture for Computing Multiplication and Inverses in GF ($2^{(m)}$)  
Architecture for VLSI Design of CA Based Byte Error Correcting Code Decoders  
VLSI Architecture for HDTV Motion Estimation Based on Block-Matching Algorithm  
ACE: A VLSI Chip for Galois Field GF ($2^{(m)}$) Based Exponentiation  
An Optimal Design for Parallel Test Generation Based on Circuit Partitioning  
Data Path Testability Evaluation via Functional Testability Measures  
An Improved Deductive Fault Simulator