Message from the General Chair
Message from the Program Chairs
Program Committee
Local Arrangements
Referees
Keynote Address: Special-Purpose vs. General-Purpose Parallel Computing  p. 1
A Transformative Approach to the Partitioning of Processor Arrays  p. 4
Hierarchical Scheduling of DSP Programs onto Multiprocessors for Maximum Throughput  p. 21
Linear Scheduling is Close to Optimality  p. 37
On Systolic Mapping of Multi-Stage Algorithms  p. 47
A Projective Geometry Architecture for Scientific Computation  p. 64
On Cycle Borrowing Analyses for Interconnected Chips Driven by Clocks Having Different but Commensurable Speeds  p. 81
On Partitioning of Multistage Algorithms and Design of Intermediate Memories  p. 89
A Reconfigurable Processor Array with Routing LSIs and General Purpose DSPs  p. 102
Synthesis of Application-Specific Multiprocessor Systems Including Memory Components  p. 118
An Integrated System for Rapid Prototyping of High Performance Algorithm Specific Data Paths  p. 134
ARREST: An Interactive Graphic Analysis Tool for VLSI Arrays  p. 149
Pipelining: Just Another Transformation  p. 163
SPERT: A VLIW/SIMD Microprocessor for Artificial Neural Network Computations  p. 178
Implementing a Family of High Performance, Micrograined Architectures  p. 191
Discrete Wavelet Transforms in VLSI  p. 218
Algorithms and Architectures for High Performance Recursive Filtering  p. 230
The Role of FPGAs in Application-Specific Computing  p. 248
On Metrics of "Super Performance"  p. 257
Wafer Scale Integration for Improved Signal Processor Efficiency  p. 269
Some Low Power Implementations of DSP Algorithms  p. 269
MUSE: A Systolic Array for Adaptive Nulling with 64 Degrees of Freedom, Using Givens Transformations and Wafer Scale Integration  p. 277
Heterogeneous Digital Signal Processing Systems for Sonar  p. 294
Constant Capacity Signal Flow Signal Processor Architecture Benchmark  p. 303
Application and Packaging of ATandT DSP3 Parallel Signal Processor  p. 316
Architecture and Realization of a Multi Signalprocessor System  p. 327
The Sarnoff Engine: A Massively Parallel Computer for High Definition System Simulation  p. 342
High Speed Bit-Level Pipelined Architectures for Redundant CORDIC Implementation  p. 358
High-Speed VLSI Architectures for Soft-Output Viterbi Decoding  p. 373
An Architecture for Tree Search Based Vector Quantization for Single Chip Implementation  p. 385
A Systolic Array Chip for Robot Inverse Dynamics Computation
A Method to Synthesize Modular Systolic Arrays with Local Broadcast Facility
A Systolic Rank Revealing QR Algorithm
Interval-Related Problems on Reconfigurable Meshes
A Parallel Sorting Algorithm on an Eight-Neighbor Processor Array
Fault Tolerant Matrix Triangularization and Solution of Linear Systems of Equations

Systolic Architectures for Finite-State Vector Quantization
Matrix Computations on Arrays of DSPs
MAMACG: A Tool for Automatic Mapping of Matrix Algorithms onto Mesh Array Computational Graphs
Determining Longest Common Subsequences of Two Sequences on a Linear Array of Processors

Associative Information Processing: Algorithms and System
Parallel Architecture for a Pel-Recursive Motion Estimation Algorithm
Mapping Locally Recursive SFGs Upon a Multiprocessor System in a Ring Network
Transformation Techniques for Serial Array Design
Compilation of Narrowband Spectral Detection Systems for Linear MIMD Machines
Programming Systolic Arrays
Scheduling Partitions in Systolic Algorithms
Optimal Design of Lower Dimensional Processor Arrays for Uniform Recurrences
Efficient Scheduling Methods for Partitioned Systolic Algorithms
Fully Static Multiprocessor Realization for Real-Time Recursive DSP Algorithms
High Level Software Synthesis for Signal Processing Systems

Author Index

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.