Preface


Simulation  p. 15

Timing Constraint Checks in VHDL - a comparative study  p. 17

Using Formalized Timing Diagrams in VHDL Simulation  p. 33

Switch-Level Models in Multi-Level VHDL Simulations  p. 43

Bi-Directional Switches in VHDL Using the 46 Value System  p. 63

Systems Real Time Analysis with VHDL Generated from Graphical SA-VHDL  p. 73

Delay Calculation and Back Annotation in VHDL Addressing the Requirements of ASIC Design  p. 87

Synthesis  p. 99

A VHDL-Driven Synthesis Environment  p. 101

VHDL Specific Issues in High Level Synthesis  p. 117

ASIC Design Using Silicon 1076  p. 135

Generating VHDL for Simulation and Synthesis from a High-Level DSP Design Tool  p. 149

Aspects of Optimization and Accuracy for VHDL Synthesis  p. 163

Formal Verifications and Semantics  p. 177

Symbolic Computation of Hierarchical and Interconnected FSMS  p. 179

Formal Semantics of VHDL Timing Constructs  p. 195

A Structural Information Model of VHDL  p. 207

Formal Verification of VHDL Descriptions in Boyer-Moore: First Results  p. 227

Developing a Formal Semantic Definition of VHDL  p. 245

System Level Design and Modelling  p. 257

Approaching System Level Design  p. 259

Incremental Design - Application of a Software-Based Method for High-Level Hardware Design with VHDL  p. 277

Introducing CASCADE control graphs in VHDL  p. 291

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.