A synchronous language at work: the story of LUSTRE
Synthesis of synchronous assertions with guarded atomic actions
Automatic synthesis of cache-coherence protocol processors using Bluespec
Deterministic receptive processes are Kahn processes
Structural operational semantics for supporting multi-cycle operations in RTL HDLs

PyPBS design and methodologies
Making PVS do what you want
System design extreme makeover
Verification of parameterized hierarchical state machines using action language verifier
Verification of low-level crypto-protocol implementations using automated theorem proving
Formal verification of SystemC by automatic hardware/software partitioning
Translation-based co-verification
Synchronization verification in system-level design with ILP solvers
Improving SystemC simulation through Petri net reductions
Innovation in automotive functions: advanced hardware/software systems

A formal approach to system-level design: metamodels and unified design environments
Refinement verification of fair transition systems can contribute to PLTL model checking
Three-valued logic in bounded model checking
A computationally efficient method based on commitment refinement maps for verifying pipelined machines
On the question of decidability of shared memory consistency verification
Thunderstriking constraints with Jupiter
On the use of a high-level fault model to analyze logical consequence of properties

Design for verification
On the property-based verification in SoC design flow founded on transaction level modeling
A formal design approach from software oriented UML descriptions to hardware oriented RTL
Formal verification of architectural patterns in support of dependable distributed systems
Organizing automaton specifications to achieve faithful representation
Evaluation of delay queues for a Ravenscar hardware kernel
Requirements modeling within iterative, incremental processes
Estimation of execution times of on-chip multiprocessor stream-oriented applications
An environment for design verification of smart card systems using attack simulation in SystemC
A race-free hardware modeling language
Polynomial model-based evaluation of the branch coverage metric for functional verification of hardware systems