Built-in current sensor for IDDQ test p. 3
An improved method for iDDT testing in the presence of leakage and process variation p. 11
Comparison of wafer-level spatial IDDQ estimation methods: NNR versus NCR p. 17
Calibrating power supply signal measurements for process and probe card variations p. 23
Doing more with less: a recipe for rapid IDDQ development p. 33
Mixed signal LSI relationship among measurement accuracy, yield, and test time p. 43
On the effectiveness of detecting small delay defects in the slack interval p. 49
On the potential of flush delay for characterization and test optimization p. 55
At-speed test for path delay faults using practical techniques p. 61
Delay testing based on transition faults propagated to all reachable outputs p. 67
On correlating structural tests with functional tests for speed binning p. 77
Fault diagnosis of a GHZ CMOS LNA using high-speed ADC-based BIST p. 85
Automatic test pattern generation for resistive bridging faults p. 91
A memory built-in self-diagnosis design with syndrome compression p. 99
A test data compression technique and its application to scan p. 105

Table of Contents provided by Blackwell’s Book Services and R.R. Bowker. Used with permission.