A 32bit 64word 9-read, 7-write ported, noise and process variation-tolerant and wide-voltage-range-operative register file using 130 nm technology p. 164
ASIC design of IPSec hardware accelerator for network security p. 168
A reconfigurable public-key cryptography coprocessor p. 172
Interconnect delay aware RTL Verilog bus architecture generation for an SoC p. 176
A new RTL debugging methodology in FPGA-based verification platform p. 180
A parallel flop synchronizer for bridging asynchronous clock domains p. 184
Handshake-wave combined approach with runtime reconfiguration for designing a low latency asynchronous FIFO p. 188
Fast Fourier transform processor based on low-power and area-efficient algorithm p. 198
Implementation of a bit-level super-systolic FIR filter p. 206
Design of bit manipulation accelerator for communication DSP p. 210
Iterative approximation on source and channel coding for images transmission over noisy channels p. 214
A word-based RSA crypto-processor with enhanced pipeline performance p. 218
A 5Gbps CMOS LVDS transmitter with multi-phase tree-type multiplexer p. 228
A 2.5Gbps serial-link data transceiver in a 0.35 um digital CMOS technology p. 232
1.0 GBPS LVDS transceiver design for LCD panels p. 236
A digitized LVDS driver with simultaneous switching noise rejection p. 240
A 2Gbps CMOS adaptive line equalizer p. 244
FPGA implementation of an all-digital T/2-spaced QPSK receiver with Farrow interpolation timing synchronizer and recursive Costas loop p. 248
A hardware efficient 64-QAM low-IF transceiver baseband for broadband communications p. 252
An OFDM WLAN baseband receiver with space diversity p. 256
Direct access test scheme for IP core protection p. 262
RZ/NRZ dual-rail decoding scheme for reduce switching activities in asynchronous circuits p. 266
Three-dimensional round-robin scheduler for advanced input queuing switches p. 270
A technology migration method using rectangle-based layout conversion p. 274
False aggressors pruning using path sensitization and logic implications p. 278
Wire sizing considering skin effect for high frequency circuits p. 282
Preliminary experiments for power supply noise reduction using stubs p. 286
A miniaturized monolithic low noise amplifier for 2.4/5.2/5.7 GHz WLAN applications using InGaP/GaAs HBT technology p. 292
A 3.1-10.6 GHz CMOS cascaded two-stage distributed amplifier for ultra-wideband application p. 296
A 1.2V, 18mW, 10Gb/s SiGe transimpedance amplifier p. 300
A low power 5Gb/s transimpedance amplifier with dual feedback technique p. 304
Area-efficient VLSI design of Reed-Solomon decoder for 10GBase-LX4 optical communication systems p. 314
A parallel multi-pattern PRBS generator and BER tester for 40+Gbps Serdes applications p. 318
Symbol detection algorithm and implementation results for space-frequency OFDM transmit diversity scheme p. 322
A 1.7-3.125Gbps clock and data recovery circuit using a gated frequency detector  
A 1-4 GHz DLL based low-jitter multi-phase clock generator for low-band ultra-wideband application  
Low-jitter transmission code for 4-PAM signaling in serial links  
A low-complexity method for distributed clocking in digital ASICs  
A CMOS adiabatic logic for low power circuit design  
Comparative study of static and dynamic d-type flip-flop circuits using InP HBT's  
An implantable neural interface micro-stimulator CHIP with external controllability  
5 GHz SiGe front-end components for WLAN applications  
A dual-band IEEE 802.11a/b/g receiver front-end using half-IF and dual-conversion  
A 6.25mm2 2.4GHz CMOS 802.11b transceiver  
A CMOS dual-mode RF front-end receiver for GSM and WCDMA  
Simultaneous current-mode bidirectional signaling for on-chip interconnection  
High speed and low power global interconnect IP with differential transmission line and driver-receiver circuits  
Arbitration latency analysis of the shared channel architecture for high performance multi-master SoC  
Design and implementation of a routing switch for on-chip interconnection networks  
A simple and fast PC interface for VLSI measurement  
A dynamically reconfigurable IP for data-intensive applications  
A quadrilateral object composer for binary images with reaction-diffusion cellular automata  
A design of parallel matched filter with low calculation cost  
Designing a TCP/IP core for power consumption analysis  
Differential transmission line structure for over 10 Gbps signal transmission at global interconnect in Si ULSI  
An approach for integration of demodulators for digital broadcasting  
Reconfigurable RF circuit design for multi-band wireless chip  
SysteMorph prototyping on DAP/DNA  
An 8bit 1Gsps analog-to-digital converter  
Design on measurement of on-chip di/dt detector circuit for power supply line  
Design and implementation of word-parallel digital associative memories  
Reduction of FFT circuit area for OFDM demodulator based on skipping-point expression  
Low-power design for real-time image segmentation LSI and compact digital CMOS implementation  
The design and optimization of CMOS current mode logic dividers  
A neuron MOS variable logic circuit with the simplified circuit structure  
A design of transponder IC for highly collision resistive RFID system  
Near field communication chip using PIM for bio MEMS sensors  

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.