Opportunities and challenges for high-k gate dielectrics p. 1
Technology and reliability challenges: a foundry perspective p. 5
Forward scattered scanning electron microscopy for semiconductor metrology and failure analysis p. 9
Scanning magneto resistive microscopy for die-level sub-micron current density mapping p. 10
Structural analysis of breakdown in ultrathin gate dielectrics using transmission electron microscopy p. 11
CMOS integration issues with high-K gate stack p. 17
Polarity dependence of FN stress induced degradation on NMOSFETs with polysilicon gate and HfSiON gate dielectrics p. 21
Effects of base oxide thickness in HfSiO/SiO2 high-k gate stacks p. 25
Post deposition annealing effects on the reliability of ALD HfO[subscript 2] films on strained Si[subscript 0.8]Ge[subscript 0.2] layers p. 29
Applications of plan-view TEM analysis to IC debugging p. 33
Resistance monitoring vehicle for advanced copper process technology p. 37
Spectral imaging in infrared emission microscopy p. 41
Magnetic microscopy for ICs failure analysis: comparative case studies using SQUID, GMR and MTJ systems p. 45
Comparison of oxide breakdown progression in ultra-thin oxide SOI and bulk pMOSFETs p. 49
Dielectric-breakdown-induced epitaxy: a universal breakdown defect in ultra-thin gate dielectrics p. 53
Geometry dependence of gate oxide breakdown evolution p. 57
Modeling of wearout, leakage, and breakdown of gate dielectrics p. 61
The leakage current study on Cu/TaSi[subscript x]/porous silica damascene structures p. 65
Low k damage control & reliability for organic hybrid dual damascene p. 69
Copper corrosion issue and analysis on copper damascene process p. 71
Novel and robust silicon controlled rectifier (SCR) based devices for on-chip ESD protection p. 75
New latch-up failure mechanism between different power pins in the mixed-voltage process p. 81
The positive trigger voltage lowering effect for larch-UP p. 85
Active ESD shunt with transistor feedback to reduce latch-up susceptibility or false triggering p. 89
Fault isolation and failure analysis techniques for high density packaging p. 93
The application of scanning capacitance microscopy in device failure analysis p. 99
Stress-induced voiding beneath vias with wide copper metal leads p. 103
Thermal laser stimulation effects on NMOS transistor p. 107
Neobit - high reliable logic non-volatile memory (NVM) p. 111
Characterization of split gate flash memory endurance degradation mechanism p. 115
Relationship between AC stress and DC stress on tunnel oxides p. 119
Mechanism for slow programming in advanced low-voltage, high-speed ferroelectric memory p. 123
Backside failure analysis and case studies for Cu/low k technology p. 127
Ultra-thin SiON and high-k HfO2 gate dielectric metrology using transmission electron microscopy

Light emission and TRE for a 120nm technology case study: how much wavelength shift?

High spatial resolution strain measurement of deep sub-micron semiconductor devices using CBED

Achievements and challenges for the electrical performance of MOSFET's with high-k gate dielectrics

Hot carrier reliability of HfSiON PMOSFETs with TiN gate

Characteristics improvement and carrier transportation of CeO[subscript 2] gate dielectrics with rapid thermal annealing

Electrical and optical reliability improvement of HfO[subscript 2] gate dielectric by deuterium and hydrogen incorporation

Plausible origin of electromigration lifetime extrapolation difference between wafer level isothermal test and package level constant current test

Effect of current crowding on copper dual damascene via bottom failure for ULSI applications

Comparison of copper interconnect electromigration behaviors in various structures for advanced BEOL technology

Study of process dependent reliability in SiOC dielectric interconnects and film

Catastrophic failure of power silicon PN junctions at high temperature induced by the surface leakage reverse current

Finite element modeling of residual mechanical stress in partial SOI structure due to wafer bonding processing

Hot-carrier induced degradations on RF power characteristics of SiGe heterojunction bipolar transistors

Electrical diagnosis and failure analysis on tree structure circuit

Investigation of plasma-induced damage of nickel mono-silicide in semiconductor manufacturing

Novel EBSD sample preparation and applications on failure analysis cases

Evaluating RF ESD protection design: an overview

Correlation between transmission-line-pulsing I-V curve and human-body-model ESD level on low temperature poly-si TFT devices

Layout optimization on low-voltage-triggered PNP devices for ESD protection in mixed-voltage I/O interfaces

ESD protection design for high-speed I/O interface of stub series terminated logic (SSTL) in a 0.25-[mu]m salicided CMOS process

Failure analysis of IMC cracking and voiding induced by molding compound voids in advanced wire bonding packages

Interface microstructure evolution of lead-free solder on Ni-based under bump metallizations during reflow and high temperature storage

Discoloration related failure mechanism and its root causes in electroless nickel immersion gold (ENIG) pad metallurgical surface finish

Failure mechanism of smaller substrate bond pad size in flip chip technology

New insights into the charge loss components in a SONOS flash memory cell before and after long term cycling

Improved performance of flash memory by silicon nitride/silicon dioxide stack tunnel dielectric
Reliability and device scaling challenges of trapping charge flash memories
Sub-threshold swing degradation due to localized charge storage in SONOS memories
A review of laser induce techniques for micro-fectronic failure
TRE signal processing by positive photon discrimination
Advances in magnetic-base current imaging for high resistance defects and sub-micron resolution
Electrical characterization by sub-micron probing technique on 90nm CMOS technology for failure analysis
Efficient improvement of hot-carrier-induced degradation for sub-0.1um CMOSFET
The impact of STI induced reliabilities for scaled p-MOSFET in an advanced multiple oxide CMOS technology
Hot carrier degradation in LDMOS power transistors
Single-event-induced barrier lowering in deep- submicron MOS devices and circuits
Novel technique for detecting the open fault using electroplating
Influence of photoperturbation on the characterization accuracy of scanning capacitance microscopy
Novel IR-OBIRCH application in gate oxide failure analysis
Isolating failure location by using a dynamic emission microscopy system - a specific IddQ fail case study
Packaging process induced retention degradation of 256Mbit DRAM with negative wordline bias
Understanding the NBTI degradation in halo-doped channel p-MOSFETs
Reliability control monitor guideline of negative bias temperature instability for 0.13 [mu]m CMOS technology
Integration of top metal layer with thick Cu/black diamond (BD)
The effect of geometry in the characterization of barrier profile in vias by transmission electron microscopy

Table of Contents provided by Blackwell’s Book Services and R.R. Bowker. Used with permission.