Design and Validation of a Power Supply Noise Reduction Technique p. 137
Power Distribution Analysis Methodology for a Multi-Gigabit I/O Interface p. 141
Laminate Package Trends for High-Speed System Interconnects p. 147
Maintaining Microprocessor Compatibility across Process Generations p. 151
Signal Integrity Study of 1000 Ball Grid Array Package Construction Effects on DDR2 at 633MHz p. 155
Compensation of ESD and Input Capacitance Effect by Using Package Bondwire Inductance for Over Gbps Differential SerDes Devices p. 163
Mixed Signal Validation of the Intel Pentium 4 Microprocessor Power-up Sequence p. 169
What-If Analyses of Multi-Layer PWB Embedded in the Digital Still Camera with Parallel-Distributed FDTD-Bases Simulator "BLESS" p. 173
Package Model Synthesis p. 177
Notes on Polynomial Selection for Piecewise Polynomial Model Order Reduction p. 181
Prediction and Verification of Power/Ground Plane Edge Radiation Excited by Through-Hole Signal Via Based on Balanced TLM and Via Coupling Model p. 185
Physically-Based Distributed Models for Multi-Layer Ceramic Capacitors p. 189
A New Fast and Accurate Method of Extracting the Parasitics of Multi-layer Packages p. 195
Reduction in Radiated Emission Using CSP with Built-in Decoupling Components p. 199
Analysis of Noise Isolation Methods on Split Power/Ground Plane of Multi-layered Package and PCB for Low Jitter Mixed Mode System p. 203
Model Order Reduction of Electromagnetic Systems and RLC Circuits for Power Plane Resonance Analysis p. 207
Design and Analysis of Multi-Gigahertz Parallel Bus Interfaces of Low-Cost and Band-Limited Channels p. 217
Chip-Package Co-design for High-Speed Transmitter in Serial Links Application p. 221
Transmitter and Channel Equalization for High-Speed Server Interconnects p. 225
Application of Closed-Form Wiring Escape Formulae to a High Performance Printed Wiring Board p. 229
Design and Modeling Challenges for DDR II Memory Subsystems p. 235
Extraction of \([\varepsilon](f)\) and \([\tan \delta](f)\) for BT Insulator up to 30 GHz Using the Short-Pulse Propagation Technique p. 239
Hybrid Method for Frequency-Dependent Lossy Coupled Transmission Line Characterization and Modeling p. 243
Impact of FR4 Dielectric Non-Uniformity on the Performance of MultiGb/s Differential Signals p. 247
Modeling of Non-Ideal Planes in Stripline Structures p. 251
Delay Extraction and Passive Macromodeling of Lossy Coupled Transmission Lines p. 255
Simulation and Sensitivity Computation of Nonuniform Transmission Lines via Integrated Congruence Transform p. 265
When are Substrate Effects Important for on-chip Interconnects?
Open Load Backward Matching (OLBM) Technique for Low ISI Differential H-tree Clock and Data Transmission

Macro-Modeling of Non-Linear I/O Drivers Using Spline Functions and Finite Time Difference Approximation

The Development of a Macro-Modeling Tool to Develop IBIS Models

On the Behavioral Modeling of Integrated Circuit Output Buffers

Generation of Passive Macromodels from Transient Port Responses

Enforcing Bounded Realness of S Parameter Through Trace Parameterization

Enforcing Passivity for Rational Function Based Macromodels of Tabulated Data

Multipoint Moment Matching Based Model Generation for Complex Systems

The Nittany Genome Project: A Genetic Algorithm Approach to Optimize a Worst Case Bitstream for Package Simulation

Understanding Common-Mode Noise on Wide Data-Buses

A CAD Methodology for the Characterization of Wide On-Chip Buses

An Efficient Pre-Layout On-Chip Inductance Noise Modeling Tool for Bus Design

The Necessity and Consequences of Modeling Driver and Load Nonlinearity in On-Chip Global Interconnect Noise Verification

Integrated Power Grid Modeling and Analysis

Experimental Validation of Crosstalk Simulation for On-Chip Interconnects at High Frequencies Using S-Parameters

Toward a More Robust and Accurate Fast Integral Equation Solver for Microchip Applications

PILOT: A Fast Algorithm for Enhanced 3D Parasitic Extraction Efficiency

A Surface Integral Equation Method for Solving Complicated Electrically Small Structures

Statistical Approach to the Emi Modeling of Large ASICS by a Single Noise-Current Source

Including Dispersive Dielectrics in PEEC Models

Partitioned Conduction Modes in Surface Integral Equation-Based Impedance Extraction

Using Shadow Lines to Assure Accurate Signal Return Current in Electrical Package Analysis Codes

Efficient Full-Wave Analysis of Packaging Interconnects with Bends Using the Method of Moments

Comprehensive Broadband Electromagnetic Modeling of On-Chip Interconnects with a Surface Discretization-Based Generalized PEEC Model

Integral Equation Based Time Domain Coupled EM-Circuit Simulation For Packaged Conductors and Dielectrics

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.