<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Trend and Perspective on Domain Specific Programmable Chips</td>
<td>1</td>
</tr>
<tr>
<td>Multimedia Extensions for General-Purpose Processors</td>
<td>9</td>
</tr>
<tr>
<td>Heterogeneous Reconfigurable Systems</td>
<td>24</td>
</tr>
<tr>
<td>Non-sequential processing: bridging the semantic gap left by the von Neumann architecture</td>
<td>35</td>
</tr>
<tr>
<td>DSP Architectures, Algorithms, and Code-generation: Fission or Fusion?</td>
<td>50</td>
</tr>
<tr>
<td>On Core and More: A Design Perspective for System-on-Chip</td>
<td>60</td>
</tr>
<tr>
<td>System Integration Issues for Set-top Box</td>
<td>65</td>
</tr>
<tr>
<td>An Enhanced DSP Architecture for the Seven Multimedia Functions: The MPACT 2 Media Processor</td>
<td>76</td>
</tr>
<tr>
<td>A Media Processor for Multimedia Signal Processing Applications</td>
<td>86</td>
</tr>
<tr>
<td>Scheduling and Allocation of Single-Chip Multiprocessors for Multimedia</td>
<td>97</td>
</tr>
<tr>
<td>A Clustering Approach to Explore Grain-Sizes in the Definition of Weakly Programmable Processing Elements</td>
<td>107</td>
</tr>
<tr>
<td>Algebraic Mapping Network (AlMa-Net)</td>
<td>121</td>
</tr>
<tr>
<td>Pipelined CORDIC Based QRD-RLS Adaptive Filtering Using Matrix Lookahead</td>
<td>131</td>
</tr>
<tr>
<td>Novel Low-Swing Bus-Drivers and Charge-Recycle Architectures</td>
<td>141</td>
</tr>
<tr>
<td>Topological Synthesis of Clock Trees for VLSI-Based DSP Systems</td>
<td>151</td>
</tr>
<tr>
<td>Implementing Area-Time Efficient VLSI Residue to Binary Converters</td>
<td>163</td>
</tr>
<tr>
<td>On-Line Architecture for the S.Mallat Algorithm</td>
<td>173</td>
</tr>
<tr>
<td>High-Radix CORDIX Algorithms for VLSI Signal Processing</td>
<td>183</td>
</tr>
<tr>
<td>An Efficient Reed-Solomon Decoder VLSI with Erasure Correction</td>
<td>193</td>
</tr>
<tr>
<td>Generalised Triangular Basis Multipliers for the Design of Reed-Solomon Codecs</td>
<td>202</td>
</tr>
<tr>
<td>Merge Arithmetic Revisited</td>
<td>212</td>
</tr>
<tr>
<td>Design and Implementation of a Complex Multiplier Using Distributed Arithmetic</td>
<td>222</td>
</tr>
<tr>
<td>Fast VLSI Binary Addition</td>
<td>232</td>
</tr>
<tr>
<td>Efficient Code Generation for Digital Signal Processors with Parallel and Pipelined Instructions</td>
<td>243</td>
</tr>
<tr>
<td>Aggressive Dynamic Execution of Decoded Traces</td>
<td>253</td>
</tr>
<tr>
<td>Taurus: A Multiprocessor DSP Prototyping Environment</td>
<td>263</td>
</tr>
<tr>
<td>A Co-design Methodology for Telecommunication Systems: A Case Study of an Acoustic Echo Canceller</td>
<td>273</td>
</tr>
<tr>
<td>Visual Representation of the Speech Trace on a Real Time Platform</td>
<td>283</td>
</tr>
<tr>
<td>Implementation Strategy of MPEG-2 Audio Decoder and Efficient Multichannel Architecture</td>
<td>293</td>
</tr>
<tr>
<td>Optimal Wordlength Determination of AC-3 Decoding Hardware Based on Fixed-Point Analysis and Simulations of AC-3 Algorithm</td>
<td>301</td>
</tr>
<tr>
<td>Local Oscillator Phase Lock Under Multipath for Video Deghoster Systems</td>
<td>311</td>
</tr>
<tr>
<td>A New Generation of Parameterized and Extensible DSP Cores</td>
<td>320</td>
</tr>
<tr>
<td>Hearing Music</td>
<td>330</td>
</tr>
<tr>
<td>VLSI Design of DLMS Adaptive Filters for High Speed Echo Cancellation</td>
<td>341</td>
</tr>
<tr>
<td>Synthesisable FFT Cores</td>
<td>351</td>
</tr>
<tr>
<td>Compact Inverse Discrete Cosine Transform Circuit for MPEG Video Decoding</td>
<td>364</td>
</tr>
</tbody>
</table>
Optimum Primitive Polynomials for Low-Area and Low-Power Finite Field Semi-Systolic Multipliers p. 375
A Low-Power Architecture for Phase-Splitting Passband Equalizer p. 385
System-level power exploration for MPEG-2 decoder on embedded cores: a systematic approach p. 395
Radix-Differential 2D FIR Filter p. 405
An Efficient Multiplierless FIR Filter Chip with Variable-Length Taps p. 412
A New Cost-Effective Morphological Filter Chip p. 421
A New Pipelined Architecture for Allpass Digital Filters Based on the 3-Port Adaptor p. 431
Beamforming Performance of a Randomly Distributed Sensor Array System p. 438
Multithreaded Systolic/SIMD DSP Array Processor-MUS2DAP p. 448
A block processing unit in a single-chip MPEG-2 video encoder LSI p. 459
A Programmable VLC Core Architecture for Video Compression DSP p. 469
Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications p. 479
The System Implementation of I-phone Hardware by Using Low Bit Rate Speech Coding p. 489
Parallel variable length decoding with inverse quantization for software MPEG-2 decoders p. 500
Design and Implementation of a FPGA Sigma-Delta Power DAC p. 511
Optimising Designs for Hardware Compilation to FPGAs p. 522
Configurable Structures for a Primitive Operator Digital Filter FPGA p. 532
Implementation of the 2D DCT Using a XILINX XC6264 FPGA p. 541
Author Index p. 551

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.