Circuit Techniques for Low-Power CMOS GSI p. 193
Device Design for Low Power Electronics with Accurate Deep Submicrometer MOSFET Models p. 197
Energy Delay Analysis of Partial Product Reduction Methods for Parallel Multiplier Implementation p. 201
Low-Power Radix-4 Divider p. 205
Power Comparisons for Barrel Shifters p. 209
Interlaced Accumulation Programming for Low Power DSP p. 213
Low-power Adaptive Filter Architectures via Strength Reduction p. 217
Leap Frog Multiplier p. 221
Manufacturability of Low Power CMOS Technology Solutions p. 225
Effects of Random MOSFET Parameter Fluctuations on Total Power Consumption p. 233
The Impact of Intra-Die Device Parameter Variations on Path Delays and on the Design for Yield of Low Voltage Digital Circuits p. 237
12-b 125 MSPS CMOS D/A Designed for Spectral Performance p. 243
Implementation of a Micro Power 15-bit Floating-Point A/D Converter p. 247
Micro Power "Relative Precision" 13 bits Cyclic RSD A/D A/D Converter p. 253
Mixed-Phase Retiming for Low Power Design p. 259
Clock Skew Optimization for Peak Current Reduction p. 265
Simultaneous Buffer and Wire Sizing for Performance and Power Optimization p. 271
A Low Power High Performance Switched-Current Multiplier p. 277
Low-Power Frequency Multiplier With One Cycle Lock-in Time and 100ppm Frequency Resolution, for System Power-Management p. 281
A 1.5V Class AB Output Buffer p. 285
Low-Power Mapping of Behavioral Arrays to Multiple Memories p. 289
Logic Synthesis Using Power-Sensitive Don't Care Sets p. 293
Implication-Based Gate-Level Synthesis for Low Power p. 297
Controller Re-Specification to Minimize Switching Activity in Controller/Data Path Circuits p. 301
A 200 uA, 78 MHz CMOS Crystal-Oscillator Digitally Trimmable to 0.3 PPM p. 305
Substrate Noise Influence on Circuit Performance in Variable Threshold-Voltage Scheme p. 309
A Low Power Switching Power Supply for Self-Clocked Systems p. 313
Design of a Programmable Temperature Monitoring Device for Tagging Small Fish p. 319
Entropic Bounds on FSM Switching p. 323
High-Level Power Estimation and The Area Complexity of Boolean Functions p. 329
Two Dimensional Codes for Low Power p. 335
Low Power, Testable Dual Edge Triggered Flip-Flops p. 341
Stage-Skip Pipeline: A Low Power Processor Architecture Using a Decided Instruction Buffer p. 353
Power Exploration for Data Dominated Video Applications p. 359
Practical Performance/Power Alternatives within an Existing CMOS Technology Generation p. 365
A Dynamic Energy Recycling Logic Family for Ultra-Low-Power Gigascale Integration  
(GSI)  
Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.