Delay Testing Using a Matrix of Accessible Storage Elements

A Method for Delay Fault Self-Testing of Macrocells

Position Statement: ITC93 Boundary-Scan Panel

Benefits of Boundary-Scan to In-Circuit Test

IEEE 1149.1 Growing Pains

IEEE 1149.1: How to Justify Implementation

Known Good Die for MCMs: Enabling Technologies

Scan DFT: Why More Can Cost Less

Testing Fully Testable Systems: A Case Study

DFT: Profit or Loss - A Position Paper

Cultural Evolution in Software Testing

Software Regression Testing Success Story

The Evolving Role of Testing in Open Systems Standards

Very-Low-Voltage Testing for Weak CMOS Logic ICs

The Cost of Quality: Reducing ASIC Defects with \( I_{\text{DDQ}} \) At-Speed Testing and Increased Fault Coverage

A Comparison of Stuck-At Fault Coverage and \( I_{\text{DDQ}} \) Testing on Defect Levels

Towards a Test Standard for Board and System Level Mixed-Signal Interconnects

Structure and Metrology for an Analog Testability Bus

Control and Observation of Analog Nodes in Mixed-Signal Boards

Structured CBIST in ASICs

BIST for Embedded Static RAMs with Coverage Calculation

An ALU-Based Programmable MISR/Pseudorandom Generator for a MC68HC11 Family

Self-Test

A Test Methodology for VLSI Chips on Silicon

MCM Foundry Test Methodology and Implementation

Design-For-Test Techniques Utilized in an Avionics Computer MCM

Algorithms for Cost Optimised Test Strategy Selection

IRIDIUM Satellite: A Large System Application of Design for Testability

IEEE 1149 Standards - Changing Testing, Silicon to Systems

Distributed Implementation of an ATPG System Using Dynamic Fault Allocation

Workstation Based Parallel Test Generation

A Method for Reducing the Search Space in Test Pattern Generation

Extraction of Coupled SPICE Models for Packages and Interconnects

Keep Alive - A New Requirement for High Performance uProcessor Test

Minimizing Test Time by Exploiting Parallelism in Macro Test

A Flexible Approach to Data Collection for Component Test Systems

Generated in Real-time Instant Process Statistics ("GRIPS"): Immediate, Tester-computed Test Statistics, Eliminating the Post-processing of Datalogs

Realizing a High Measure of Confidence for Defect Level Analysis of Random Testing

Partial Scan at the Register-Transfer Level
Partial Scan Using Reverse Direction Empirical Testability  p. 498
PSBIST: A Partial-Scan Based Built-In Self-Test Scheme  p. 507
Hierarchically Accessing 1149.1 Applications in a System Environment  p. 517
IEEE P1149.5 to 1149.1 Data and Protocol Conversion  p. 527
BIST for 1149.1-Compatible Boards: A Low-Cost and Maximum-Flexibility Solution  p. 536
A Novel Instrument for Accurate Time Measurement in Automatic Calibration of Test Systems  p. 544
Timing Analyzer for Embedded Testing  p. 552
Characterization of Edge Placement Accuracy in High-Speed Digital Pin Electronics  p. 556
Fault Coverage of DC Parametric Tests for Embedded Analog Amplifiers  p. 566
Catch the Ground Bounce Before It Hits your System  p. 574
Integrating Electrical Test into Final Assembly  p. 585
Design-For-Testability Economics  p. 590
Practical Considerations for Mixed-Signal Test Bus  p. 591
Test Synthesis from a User Perspective  p. 593
DOs and DON'Ts in Computing Fault Coverage  p. 594
Let's Grade ALL the Faults  p. 595
Quality Testing Requires Quality Thinking  p. 596
Quality and Single-Stuck Faults  p. 597
Test Pattern Generation with Restrictors  p. 598
CHEETA: Composition of Hierarchical Sequential Tests Using ATKET  p. 606
Switch-Level ATPG Using Constraint-Guided Line Justification  p. 616
i[script DD] Pulse Response Testing of Analog and Digital CMOS Circuits  p. 626
Built-In Current Sensor for [script DDQ] Test in CMOS  p. 635
Analog Circuit Testing Based on Sensitivity Computation and New Circuit Modeling  p. 652
Multiple Fault Diagnosis in Printed Circuit Boards  p. 662
The Standard Mirror Boards (SMBs) Concept  p. 672
Fault Diagnosis of Flash ADC using DNL Test  p. 680
FFT Based Troubleshooting of 120dB Dynamic Range ADC Systems  p. 690
A New Approach for PLL Characterization on Mixed Signal ATE  p. 697
An Implicit Delay-Fault Simulation Method with Approximate Detection Threshold Calculation  p. 705
Generation of Compact Delay Tests by Multiple-Path Activation  p. 714
A Method to Derive Compact Test Sets for Path Delay Faults in Combinational Circuits  p. 724
Synthesizing for Scan Dependence in Built-In Self-Testable Designs  p. 734
A Synthesis Approach to Design for Testability  p. 754
Test Features of the HP PA7100LC Processor  p. 764
Testability Features of the SuperSPARC Microprocessor  p. 773
VINCI: Secure Test of a VLSI High-Speed Encryption System p. 782
A Built-in Self-Test for ADC and DAC in a Single-Chip Speech CODEC p. 791
Design for Testability of a Modular, Mixed Signal Family of VLSI Devices p. 797
A BIST Scheme for an SNR Test of a Sigma-Delta ADC p. 805
Development of Fault Model and Test Algorithms for Embedded DRAMs p. 815
Fault Location Algorithms for Repairable Embedded RAMs p. 825
"In System" Transparent Autodiagnostics of RAMs p. 835
Mutation-Based Testing of Concurrent Programs p. 845
Automated Testing of Open Software Standards p. 854
Efficient Testing of Software Modifications p. 859
Analysis of Dynamic Effects of Resistive Bridging Faults in CMOS and BiCMOS Digital ICs p. 865

On Accurate Modeling and Efficient Simulation of CMOS Opens p. 875
Simulation of non-classical Faults on the Gate Level - The Fault Simulator COMSIM p. 883

Differential Virtual Instrumentation with Continuously Variable Scale p. 893
Testable Programmable Digital Clock Pulse Control Elements p. 902
Knowledge-Based Testing p. 910
High-Speed Sampling Capability for a VLSI Mixed-Signal Tester p. 918
CAD-Driven High-Precision E-Beam Positioning p. 928
Terminating Transmission Lines in the Test Environment p. 936
MixTest: A Mixed-Signal Extension to a Digital Test System p. 945
Delay Testing for Non-Robust Untestable Circuits p. 954
Design of Scan-Based Path-Delay-Testable Sequential Circuits p. 962
DELTEST: Deterministic Test Generation for Gate-Delay Faults p. 972
A Serial-Scan Test-Vector-Compression Methodology p. 981
Multiconfiguration Technique to Reduce Test Duration for Sequential Circuits p. 989
A Learning-Based Method to Match a Test Pattern Generator to a Circuit-Under-Test p. 998

On Selecting Flip-Flops for Partial Reset p. 1008
Inhomogeneous Cellular Automata for Weighted-Random-Pattern Generation p. 1013
Calculation of Multiple Sets of Weights for Weighted-Random Testing p. 1031
Novel Test Pattern Generators for Pseudo-Exhaustive Testing p. 1041
A Comparison of Defect Models for Fault Location with I[subscript DDQ] Measurements p. 1051

Author Index p. 1063

Table of Contents provided by Blackwell’s Book Services and R.R. Bowker. Used with permission.