TiGeR, the Transmeta Instruction GEneratorR : a production based, pseudo random instruction x86 test generator  p. 2
Automatic test programs generation driven by internal performance counters  p. 8
Compact ATPG for concurrent SOC testing  p. 16
Using infrastructure IPs to support SW-based self-test of processor cores  p. 22
Extreme formal modeling (XFM) for hardware models  p. 30
Formal specification of an asynchronous processor via action refinement  p. 36
Debugging sequential circuits using Boolean satisfiability  p. 44
On the impact of structural circuit partitioning on SAT-based combinational circuit verification  p. 50
PICHAFF\textsuperscript{2} - a hierarchical parallel SAT solver  p. 56
Robust vera coding techniques for gate-level and tester-compliant SoC verification environments  p. 64
Functional verification of pipelined processors : a case study  p. 79
A verification methodology for reconfigurable systems  p. 85
Identification of gates for covering all critical paths  p. 92
A circuit level fault model for resistive short of MOS gate oxide  p. 97
On correlating structural tests with functional tests for speed binning of high performance design  p. 103
Micro-architecture verification for microprocessors  p. 112
Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.