Time-critical software deceleration in an FCCM p. 3
Design patterns for reconfigurable computing p. 13
Virtual memory window for a portable reconfigurable cryptography coprocessor p. 24
Overview of the FREEDOM compiler for mapping DSP software to FPGAs p. 37
PyGen : a MATLAB/simulink based tool for synthesizing parameterized and energy efficient designs using FPGAs p. 47
Automated least-significant bit datapath optimization for FPGAs p. 59
An arithmetic library and its application to the N-body problem p. 68
Unifying bit-width optimisation for fixed-point and floating-point designs p. 79
A dynamically-reconfigurable, power-efficient turbo decoder p. 91
A flexible hardware encoder for low-density parity-check codes p. 101
ShareStreams : a scalable architecture and hardware support for high-speed QoS packet schedulers p. 115
Deep packet filter with dedicated logic and read only memories p. 125
A methodology for synthesis of efficient intrusion detection systems on FPGAs p. 135
Smart camera based on reconfigurable hardware enables diverse real-time applications p. 147
FPGA-based acceleration of the 3D finite-difference time-domain method p. 156
Register binding for FPGAs with embedded memory p. 167
Defect and fault tolerance for reconfigurable molecular computing p. 176
Communications scheduling for concurrent processes on reconfigurable computers p. 186
Reconfigurable molecular dynamics simulator p. 197
Accelerating seismic migration using FPGA-based coprocessor platform p. 207
Closing the gap : CPU and FPGA trends in sustainable floating-point BLAS performance p. 219
FPGA-based implementation of a robust IEEE-754 exponential unit p. 229
Design of an on-line IEEE floating-point addition unit for FPGAs p. 239
Scalable pattern matching for high speed networks p. 249
Pre-decoded CAMs for efficient and high-speed NIDS pattern matching p. 258
A structured system methodology for FPGA based system-on-a-chip design p. 271
Fine-tuning loop-level parallelism for increasing performance of DSP applications on FPGAs p. 273
Accelerating DSP applications on a mixed granularity platform with a new reconfigurable coarse-grain data-path p. 275
Hardware-in-the-loop evolution of a 3-bit multiplier p. 277
FPGA Montgomery multiplier architectures - a comparison p. 279
Design methodology of a configurable system-on-chip architecture p. 283
Word-length optimization of folded polynomial evaluation p. 285
Migrating functionality from ROMs to embedded multipliers p. 287
A quantitative comparison of reconfigurable, tiled, and conventional architectures on bit-level computation p. 289
Validation of an advanced encryption standard (AES) IP core p. 291
Unidirectional switch-boxes for synthesizable reconfigurable arrays p. 293
The MOLEN processor prototype p. 296
FPGA acceleration of rigid molecule interactions p. 300
A single program multiple data parallel processing platform for FPGAs p. 302
Hyperreconfigurable architectures for fast run time reconfiguration p. 304
A generator of high-speed floating-point modules p. 306
A 21.54 Gbits/s fully pipelined AES processor on FPGA p. 308
An FPGA interpolation processor for soft-decision Reed-Solomon decoding p. 310
Buffer schemes for runtime reconfiguration of function variants in communication systems p. 312
FPGA based network intrusion detection using content addressable memories p. 316
Using FIFOs in hardware-software co-design for FPGA based embedded systems p. 318
A reconfigurable SoC architecture and caching scheme for 3D medical image processing p. 320
Implementation results of Bloom filters for string matching p. 322
An FPGA implementation for a high throughput adaptive filter using distributed arithmetic p. 324
Power management for FPGAs : power-driven design partitioning p. 326
Implementing and evaluating stream applications on the dynamically reconfigurable processor p. 328
FPGA based embedded processing architecture for the QRD-RLS algorithm p. 330
A dataflow control unit for C-to-configurable pipelines compilation flow p. 332
Secure remote control of field-programmable network devices p. 334
An alternate wire database for Xilinx FPGAs p. 336
Duty cycle aware application design using FPGAs p. 338
Automating the layout of reconfigurable subsystems via template reduction p. 340
Efficient execution of process networks on a reconfigurable hardware virtual machine p. 342

Table of Contents provided by Blackwell’s Book Services and R.R. Bowker. Used with permission.