Finite precision analysis of support vector machine classification in logarithmic number systems

Evaluation of SIMD architecture enhancement in embedded processors for MPEG-4

Memory requirement optimization with loop fusion and loop shifting

Multi-log processor - towards scalable event-driven multiprocessors

Information trans-coders in information-driven circuit synthesis

Towards behavioral synthesis of asynchronous circuits - an implementation template targeting syntax directed compilation

A constraints programming approach to communication scheduling on SoPC architectures

Easy SoC design with VCI systemC adapters

Multi-pipeline implementations of real-time vector DFT

Scalable and area efficient concurrent interleaver for high throughput turbo-decoders

Pipeline-level control of self-resetting pipelines

An energy-efficient adaptive multiple-issue architecture

A high speed FPGA implementation of the Rijndael algorithm

Mixed synchronous/asynchronous state memory for low power FSM design

A formal verification methodology for IP-based designs

Diminished-1 modulo 2\((n)^{+1}\) squarer design

Handel-C implementation of classical component labelling algorithm

Power consumption characterization and modeling of embedded memories in XILINX VIRTEX 400E FPGA

Mapping of high-level SDL models to efficient implementations for TinyOS

A heuristic for wiring-aware built-in self-test synthesis

The logarithmic checking method for on-line testing of computing circuits for processing of the approximated data

Scene management models and overlap tests for tile-based rendering

Evaluation of transient fault susceptibility in microprocessor systems

Topological BDP fault simulation method

Techniques for formal verification of digital systems : a system approach

Efficient rapid prototyping of image and video processing algorithms

A distributed arithmetic online rotator for signal processing applications

FPGA based design of the railway's interlocking equipments

CASSE : a system-level modeling and design-space exploration tool for multiprocessor systems-on-chip

Modeling a network processor using object oriented techniques

An energy-efficient network-on-chip for a heterogeneous tiled reconfigurable systems-on-chip

Interesting applications of Atmel AVR microcontrollers

A fast and well-structured multiplier

Fast reconfigurable hardware for the M-ary modular exponentiation

Towards new real-time processor : the multioperand MSB-first real-time adder
Workload simulation method for evaluation of application feasibility in a mobile multiprocessor platform p. 532

An automated methodology for low electro-magnetic emissions digital circuits design p. 540

An efficient exponential algorithm with exponential convergence rate p. 548

What to adapt in a high-performance microprocessor p. 556

DCP : a new data collection protocol for Bluetooth-based sensor networks p. 566

Hybrid greedy/face routing for ad-hoc sensor network p. 574

Architecture of wireless sensor node using novel ultra-wideband modulation scheme p. 579

Phased array and adaptive antenna transceivers in wireless sensor networks p. 587

Addressing architecture for brain-like massively parallel computers p. 594

A mechanism for implementing precise exceptions in pipelined processors p. 598

Implementation of multiple-valued flip-flips using pass transistor logic p. 603

Dynamic filter cache for low power instruction memory hierarchy p. 607

Area efficient, low power and robust design for add-compare-select units p. 611

A static low-power, high-performance 32-bit carry skip adder p. 615

A novel VLSI architecture to implement region merging algorithm for image segmentation p. 620

A threshold logic synthesis tool for RTD circuits p. 624

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.