Conference Organization p. vii
Keynote Address
Special Session
Low Power Memory Design
Memory Redundancy and BISR
Fast ECC and Efficient Cache Controllers
Fast Error-Correcting Circuits for Fault-Tolerant Memory p. 8
Tag Skipping Technique Using WTS Buffer for Optimal Low Power Cache Design p. 13
SF-LRU Cache Replacement Algorithm p. 19
Memory Fault Coverage and Test Analysis
The Effectiveness of the Scan Test and Its New Variants p. 26
Influence of Bit Line Twisting on the Faulty Behavior of DRAMs p. 32
Markov Models of Fault-Tolerant Memory Systems under SEU p. 38
Special Session
Tutorial on Magnetic Tunnel Junction Magnetoresistive Random-Access Memory p. 46
Embedded Memory Test Trends and Future
The State-of-Art and Future Trends in Testing Embedded Memories p. 54
Built-in Self-Test and Repair (BISTR) Techniques for Embedded RAMs p. 60
A Parallel Built-in Diagnostic Scheme for Multiple Embedded Memories p. 65
Industrial Practices on BIST, BISD and BISR
Micro Programmable Built-In Self Repair for SRAMs p. 72
A Novel Method for Silicon Configurable Test Flow and Algorithms for Testing, p. 78
Debugging and Characterizing Different Types of Embedded Memories through a Shared Controller
A Programmable Built-in Self-Diagnosis for Embedded SRAM p. 84
EDA Solutions to Test and Repair Memories
An Integrated Memory Self Test and EDA Solution p. 92
Repair Interfaces for Redundant Memories
A BIST Algorithm for Bit/Group Write Enable Faults in SRAMs p. 98
Making Memories More Reliable
Embedded Memory Reliability: The SER Challenge p. 104
Do We Need Anything More Than Single Bit Error Correction (ECC)? p. 111
Redundancy--It's Not Just for Defects Anymore p. 117
Author Index p. 121
Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.