Message from the Chairs p. viii
Committee Members and Organizers p. x
Opening Remarks
Conference Updates
Invited Talk
Executable Computational Logics: Combining Formal Methods and Programming Language Based System Design
System Level Models and Co-design
From Use Cases to System Implementation: Statechart Based Co-design p. 24
Petri Net Based Interface Analysis for Fast IP-Core Integration p. 34
Short Presentation Session
Goal-Oriented Requirements Analysis for Process Control Systems Design p. 45
Analyzing Concurrency in Computational Networks p. 47
Translating Fusion/UML to Object-Z p. 49
Finding Good Counter-Examples to Aid Design Verification p. 51
Formal Verification I
High Level Verification for Control Intensive Systems Using Predicate Abstraction p. 55
Formal Verification of an Intel XScale Processor Model with Scoreboarding, Specialized Execution Pipelines, and Imprecise Data-Memory Exceptions p. 65
Combining ACL2 and a v-calculus Model-Checker to Verify System-Level Designs p. 75
Field Modifiability and Verifiability
Engineering Changes in Field Modifiable Architectures p. 87
Panel I
Hierarchical and Incremental Verification for System Level Design: Challenges and Accomplishments p. 97
Refinement/Conformance I
How to Compute the Refinement Relation for Parameterized Systems p. 103
Using SSDE for USB2.0 Conformance Co-verification p. 113
Invited Talk
Methods for Exploiting SAT Solvers in Unbounded Model Checking p. 135
Validation, Co-validation
On the Use of a High-Level Fault Model to Check Properties Incompleteness p. 145
Exact Runtime Analysis Using Automata-Based Symbolic Simulation p. 153
Real-Time Property Preservation in Approximations of Timed Systems p. 163
Reliability Evaluation for Dependable Embedded System Specifications: An Approach Based on DSPN p. 172
Invited Talk
Modular Hierarchies of Models for Embedded Systems p. 183
Refinement II
Verification of Transaction-Level SystemC Models Using RTL Testbenches  p. 199
LOTOS Code Generation for Model Checking of STBus Based SoC: The STBus Interconnect p. 204

Synthesis, Optimization
A Generalized Approach to Supervisor Synthesis  p. 217
Optimizations for Faster Execution of Esterel Programs  p. 227
Bridging CSP and C++ with Selective Formalism and Executable Specifications  p. 237
Invited Talk
Bluespec: A Language for Hardware Design, Simulation, Synthesis and Verification  p. 249

Formal Verification II
A Verification Methodology for Infinite-State Message Passing Systems  p. 255
Verification of Control Properties in the Polyhedral Model  p. 265

Panel II
Should the Space of Implementation Possibilities Be Determined by the Abilities of High-Level Synthesis and Validation?  p. 277
Closing Talk
Robust System Design with Uncertain Information  p. 283
Author Index  p. 285

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.