Personal and portable: the evolving definition
Living at the edge
India - building the tall, thin VLSI engineer
Advances in VLSI design and product development challenges
High level modeling and validation methodologies for embedded systems: bridging the productivity gap
Design of deep sub-micron CMOS circuits
Testing embedded cores and SoCs - DFT, ATPG and BIST solutions
Specification and design of multi-million gate SOCs
ESD reliability challenges of RF/mixed signal design and processing
System support for embedded applications
Narrow band noise suppression scheme for improving signal to noise ratio
A path sensitization technique for testing of switched capacitor circuits
A novel RF front-end chipset for ISM band wireless applications
Development of 2.4 GHz RF transceiver front-end chipset in 0.25 μm CMOS
Comparison of heuristic algorithms for variable partitioning in circuit implementation
Timing minimization by statistical timing hMetis-based partitioning
An efficient practical heuristic for good ratio-cut partitioning
An efficient multi-level partitioning algorithm for VLSI circuits
Low power technology mapping for LUT based FPGA - a genetic algorithm approach
Routability prediction for field programmable gate arrays with a routing hierarchy
A fast macro based compilation methodology for partially reconfigurable FPGA designs
Detailed analysis of FIBL in MOS transistors with high-k gate dielectrics
Effect of scaling on the non-quasi-static behaviour of the MOSFET for RF IC's
Small signal characteristics of thin film single halo SOI MOSFET for mixed mode applications
A new approach to analyze a sub-micron CMOS inverter
Optimization of 1.8V I/O circuits for performance, reliability at the 100nm technology node
Application of look-up table approach to high-k gate dielectric MOS transistor circuits
Effects of multi-cycle sensitization on delay tests
Exclusive test and its applications to fault diagnosis
A fault-independent transitive closure algorithm for redundancy identification
Exploiting ghost-FSMs as a BIST structure for sequential machines
Design of a universal BIST (UBIST) structure
SPaRe: selective partial replication for concurrent fault detection in FSMs
Design of a 2D DCT/IDCT application specific VLIW processor supporting scaled and sub-sampled blocks
Design of a high speed string matching co-processor for NLP
A new reactive processor with architectural support for control dominated embedded systems p. 189
Processing and scheduling components in an innovative network processor architecture p. 195
A memory efficient 3-D DWT architecture p. 208
Electrical model for program disturb faults in non-volatile memories p. 217
Substrate bias effect on cycling induced performance degradation on flash EEPROMs p. 223
Analyzing soft errors in leakage optimized SRAM design p. 227
The impact of bit-line coupling and ground bounce on CMOS SRAM performance p. 234
Formal verification using bounded model checking : SAT versus sequential ATPG engines p. 243
Automating formal modular verification of asynchronous real-time embedded systems p. 249
High level synthesis from sim-nML processor models p. 255
Multiple trigonometric approximation of sine-amplitude with small ROM size for direct digital frequency synthesizers p. 261
Embedded tutorial : embedding security in wireless embedded systems p. 269
Cryptosystem designed for embedded system security p. 271
A pipeline architecture for encomprssion (encryption + compression) technology p. 277
VLSI implementation of online digital watermarking technique with difference encoding for 8-bit gray scale images p. 283
Ultra low-leakage power strategies for sub-1 V VLSI : novel circuit styles and design methodologies for partially depleted silicon-on-insulator (PD-SOI) CMOS technology p. 291
Resource allocation and binding approach for low leakage power p. 297
Synthesis of dual-V[script T] dynamic CMOS circuits p. 303
A low-voltage low power CMOS companding filter p. 309
An adaptive supply-voltage scheme for low power self-timed CMOS digital design p. 315
A methodology for accurate modelling of energy dissipation in array structures p. 320
Channel width test data compression under a limited number of test inputs and outputs p. 329
Static test compaction for full-scan circuits based on combinational test sets and non-scan sequential test sequences p. 335
Genetic algorithm based test scheduling and test access mechanism design for system-on-chips p. 341
Mutual testing based on wavelet transforms p. 347
New graphical [script DDQ] signatures reduce defect level and yield loss p. 353
Immediate neighbour difference [script DDQ] test (INDIT) for outlier identification p. 361
Power-profile driven variable voltage scaling for heterogeneous distributed real-time embedded systems p. 369
Mapping and scheduling for architecture exploration of networking SoCs p. 376
Interfacing cores with on-clip packed-switched networks p. 382
Interface design techniques for single-chip systems
CMOS digital imager design from a system-on-a-chip perspective
Extending platform-based design to network on chip systems
A method to estimate slew and delay in coupled digital circuits
Interconnect delay minimization using a novel pre-mid-post buffer strategy
Bridging fault detections for testable realizations of logic functions
Efficient RTL power estimation for large designs
Transition activity estimation for general correlated data distributions
Energy efficient scheduling for datapath synthesis
A game-theoretic approach for binding in behavioral synthesis
SPARK: a high-level synthesis framework for applying parallelizing compiler transformations
High-level synthesis of multi-process behavioral descriptions
Graph transformations for improved tree height reduction
Task graph extraction for embedded system synthesis
A new lateral SiGe-base PNM Schottky collector bipolar transistor on SOI for non-saturating VLSI logic design
Comparison of bistable circuits based on resonant-tunneling diodes
A novel dynamic threshold operation using electrically induced junction MOSFET in the deep sub-micrometer CMOS regime
A low voltage switched-capacitor current reference circuit with low dependence on process, voltage and temperature
Synthesis of programmable current mode linear analog circuit
On single/dual-rail mixed PTL/static circuits in floating-body SOI and bulk CMOS: a comparative assessment
A low power-delay product page-based address bus coding method
Minimum dynamic power CMOS circuit design by a reduced constraint set linear program
GALLOP: genetic algorithm based low power FSM synthesis by simultaneous partitioning and state assignment
A framework for energy and transient power reduction during behavioral synthesis
Low-energy BIST design for scan-based logic circuits
Genetic algorithm based approach for low power combinational circuit testing
A run-time reconfigurable system for gene-sequence searching
A run-time reconfiguration algorithm for VLSI arrays
Optimal code and data layout in embedded systems
Synthesis of real-time embedded software by timed quasi-static scheduling
SoC synthesis with automatic hardware software interface generation
Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.