Message from the Chairs
Organizing Committee
Program Committee
Reviewers
Cherry: Checkpointed Early Resource Recycling in Out-of-Order Microprocessors p. 3
Characterizing and Predicting Value Degree of Use p. 15
Hierarchical Scheduling Windows p. 27
Three Extensions to Register Integration p. 37
Instruction Fetch Deferral using Static Slack p. 51
Pointer Cache Assisted Prefetching p. 62
Microarchitectural Support for Precomputation Microthreads p. 74
Master/Slave Speculative Parallelization p. 85
Reduced Code Size Modulo Scheduling in the Absence of Hardware Support p. 99
Convergent Scheduling p. 111
Effective Instruction Scheduling Techniques for an Interleaved Cache Clustered VLIW Processor p. 123
Compiler Managed Micro-Cache Bypassing for High Performance EPIC Processors p. 134
Three-Dimensional Memory Vectorization for High Bandwidth Media Memory Systems p. 149
Dynamic Addressing Memory Arrays with Physical Locality p. 161
Reducing Register Ports for Higher Speed and Lower Energy p. 171
Generating Physical Addresses Directly for Saving Instruction TLB Energy p. 185
Energy Efficient Frequent Value Data Cache Design p. 197
Compiler-Directed Instruction Cache Leakage Optimization p. 208
Drowsy Instruction Caches - Leakage Power Reduction using Dynamic Voltage Scaling and Cache Sub-Bank Prediction p. 219
Vacuum Packing: Extracting Hardware-Detected Program Phases for Post-Link Optimization p. 233
A Faster Optimal Register Allocator p. 245
DELI: A New Run-Time Control Point p. 257
Microarchitectural Exploration with Liberty p. 271
Vector vs. Superscalar and VLIW Architectures for Embedded Multimedia Benchmarks p. 283
Orion: A Power-Performance Simulator for Interconnection Networks p. 294
Managing Static Leakage Energy in Microprocessor Functional Units p. 321
Optimizing Pipelines for Power and Performance p. 333
Power Protocol: Reducing Power Dissipation on Off-Chip Data Buses p. 345
Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture p. 356
Fetching Instruction Streams p. 371
Register Write Specialization Register Read Specialization: A Path to Complexity-Effective Wide-Issue Superscalar Processors p. 383
Exploiting Data-Width Locality to Increase Superscalar Execution Bandwidth p. 395
Microarchitectural Denial of Service: Insuring Microarchitectural Fairness  p. 409
Compiling for Instruction Cache Performance on a Multithreaded Architecture  p. 419
A Quantitative Framework for Automated Pre-Execution Thread Selection  p. 430
Author Index  p. 443

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.