<table>
<thead>
<tr>
<th>Topic</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>General Chair's Message</td>
<td>xi</td>
</tr>
<tr>
<td>Program Chair's Message</td>
<td>xii</td>
</tr>
<tr>
<td>ATS'01 Best Paper Award</td>
<td>xiii</td>
</tr>
<tr>
<td>ATS Steering Committee</td>
<td>xiv</td>
</tr>
<tr>
<td>Organizing Committee</td>
<td>xv</td>
</tr>
<tr>
<td>Program Committee and Voluntary Reviewers</td>
<td>xvi</td>
</tr>
<tr>
<td>TTTC Activities Board</td>
<td>xix</td>
</tr>
<tr>
<td>Test Generation</td>
<td></td>
</tr>
<tr>
<td>On Generating High Quality Tests for Transition Faults</td>
<td>1</td>
</tr>
<tr>
<td>Exact Computation of Maximally Dominating Faults and Its Application to n-Detection Tests</td>
<td>9</td>
</tr>
<tr>
<td>Maximum Distance Testing</td>
<td>15</td>
</tr>
<tr>
<td>On-Line Testing</td>
<td></td>
</tr>
<tr>
<td>High Precision Result Evaluation of VLSI</td>
<td>21</td>
</tr>
<tr>
<td>A Totally Self-Checking Dynamic Asynchronous Datapath</td>
<td>27</td>
</tr>
<tr>
<td>Non-intrusive Design of Concurrently Self-Testable FSMs</td>
<td>33</td>
</tr>
<tr>
<td>Analog and Mixed Signal Testing</td>
<td></td>
</tr>
<tr>
<td>Test Limitations of Parametric Faults in Analog Circuits</td>
<td>39</td>
</tr>
<tr>
<td>Effects of Amplitude Modulation in Jitter Tolerance Measurements of Communication Devices</td>
<td>45</td>
</tr>
<tr>
<td>On-Chip Analog Response Extraction with 1-Bit [Sigma]-[delta] Modulators</td>
<td>49</td>
</tr>
<tr>
<td>Test Set Compaction</td>
<td></td>
</tr>
<tr>
<td>A State Reduction Method for Non-scan Based FSM Testing with Don't Care Inputs Identification Technique</td>
<td>55</td>
</tr>
<tr>
<td>Improving the Efficiency of Static Compaction Based on Chronological Order Enumeration of Test Sequences</td>
<td>61</td>
</tr>
<tr>
<td>Test Data Compression Using Don't-Care Identification and Statistical Encoding</td>
<td>67</td>
</tr>
<tr>
<td>Design for Testability</td>
<td></td>
</tr>
<tr>
<td>Design for Two-Pattern Testability of Controller-Data Path Circuits</td>
<td>73</td>
</tr>
<tr>
<td>MD-SCAN Method for Low Power Scan Testing</td>
<td>80</td>
</tr>
<tr>
<td>Non-scan Design for Testability Based on Fault Oriented Conflict Analysis</td>
<td>86</td>
</tr>
<tr>
<td>Memory Testing 1</td>
<td></td>
</tr>
<tr>
<td>Specification and Design of a New Memory Fault Simulator</td>
<td>92</td>
</tr>
<tr>
<td>DRAM Specific Approximation of the Faulty Behavior of Cell Defects</td>
<td>98</td>
</tr>
<tr>
<td>An Access Timing Measurement Unit of Embedded Memory</td>
<td>104</td>
</tr>
<tr>
<td>Delay Fault Testing</td>
<td></td>
</tr>
<tr>
<td>A Partitioning and Storage Based Built-in Test Pattern Generation Method for Delay Faults in Scan Circuits</td>
<td>110</td>
</tr>
<tr>
<td>Optimal Seed Generation for Delay Fault Detection BIST</td>
<td>116</td>
</tr>
<tr>
<td>On-Chip Tap-Delay Measurements for a Digital Delay-Line Used in High-Speed Inter-Chip Data Communications</td>
<td>122</td>
</tr>
<tr>
<td>Test Synthesis</td>
<td></td>
</tr>
<tr>
<td>A Scheduling Method in High-Level Synthesis for Acyclic Partial Scan Design</td>
<td>128</td>
</tr>
</tbody>
</table>
Test Requirement Analysis for Low Cost Hierarchical Test Path Construction  
p. 134
Testable Realizations for ESOP Expressions of Logic Functions  
p. 140
Memory Testing 2
DPSC SRAM Transparent Test Algorithm  
p. 145
Tests for Word-Oriented Content Addressable Memories  
p. 151
A High Performance |subscript DDQ| Testable Cache for Scaled CMOS Technologies  
p. 157
Crosstalk Fault Testing
Enhanced Crosstalk Fault Model and Methodology to Generate Tests for Arbitrary  
Inter-core Interconnect Topology  
p. 163
A Testing Scheme for Crosstalk Faults Based on the Oscillation Test Signal  
p. 170
Crosstalk Fault Reduction and Simulation for Clock-Delayed Domino Circuits  
p. 176
A Concurrent Fault Simulation for Crosstalk Faults in Sequential Circuits  
p. 182
Built-in Self Test 1
Efficient Circuit Specific Pseudoexhaustive Testing with Cellular Automata  
p. 188
Fault Set Partition for Efficient Width Compression  
p. 194
A Reseeding Technique for LFSR-Based BIST Applications  
p. 200
A ROMless LFSR Reseeding Scheme for Scan-Based BIST  
p. 206
Fault-Tolerance
A Fault-Tolerant Architecture for Symmetric Block Ciphers  
p. 212
A New Learning Approach to Design Fault Tolerant ANNs: Finally a Zero HW-SW Overhead  
p. 218
Experimental Results of a Recovery Block Scheme to Handle Noise in Speech Recognition Systems  
Easily Testable and Fault-Tolerant Design of FFT Butterfly Networks  
p. 230
Fault Detection and Diagnosis
Fault Detection and Fault Diagnosis Techniques for Lookup Table FPGA's  
p. 236
Reduction of Target Fault List for Crosstalk-Induced Delay Faults by Using Layout Constraints  
p. 242
Diagnosis of Byzantine Open-Segment Faults  
p. 248
Built-in Self Test 2
Robust Space Compaction of Test Responses  
p. 254
An Evolutionary Strategy to Design an On-Chip Test Pattern Generator without Prohibited Pattern Set (PPS)  
p. 260
An Embedded Built-in-Self-Test Approach for Analog-to-Digital Converters  
p. 266
Software Testing
Statistical Analysis of Time Series Data on the Number of Faults Detected by Software Testing  
p. 272
An Analytic Software Testability Model  
p. 278
Effective Automated Testing: A Solution of Graphical Object Verification  
p. 284
Special Session--Test Strategies and Case Studies for SoC in Industries
At-Speed Built-in Test for Logic Circuits with Multiple Clocks  
p. 292
A Test Point Insertion Method to Reduce the Number of Test Patterns  
p. 298
A SoC Test Strategy Based on a Non-scan DFT Method  
p. 305
Embedded Test Solution as a Breakthrough in Reducing Cost of Test for System on Chips. p. 311

Manufacturing Test of SoCs p. 317
Recent Advances in Test Planning for Modular Testing of Core-Based SoCs p. 320
Test Power Reduction
A Method to Reduce Power Dissipation during Test for Sequential Circuits p. 326
Test Power Optimization Techniques for CMOS Circuits p. 332
Reducing Test Application Time and Power Dissipation for Scan-Based Testing via Multiple Clock Disabling p. 338
System-on-Chip Testing 1
A Simple Wrapped Core Linking Module for SoC Test Access p. 344
Testing System-on-Chip by Summations of Cores’ Test Output Voltages p. 350
Test Scheduling of BISTed Memory Cores for SoC p. 356
Verification and Simulation
Effective Error Diagnosis for RTL Designs in HDLs p. 362
Evolutionary Test Program Induction for Microprocessor Design Verification p. 368
Hierarchical Fault Simulation Using Behavioral and Gate Level Hardware Models p. 374
Test Systems
Testing Embedded Systems by Using a C[script ++] Script Interpreter p. 380
Extending EDA Environment from Design to Test p. 386
Vector Memory Expansion System for T33xx Logic Tester p. 392
System-on-Chip Testing 2
Integrated Test Scheduling, Test Parallelization and TAM Design p. 397
Core - Clustering Based SoC Test Scheduling Optimization p. 405
Test Scheduling and Test Access Architecture Optimization for System-on-Chip p. 411
Current Testing
CMOS Floating Gate Defect Detection Using I[script DDQ] Test with DC Power Supply Superposed by AC Component p. 417
Test Time Reduction for I[script DDQ] Testing by Arranging Test Vectors p. 423
Time Slot Specification Based Approach to Analog Fault Diagnosis Using Built-in Current Sensors and Test Point Insertion p. 429
Author Index p. 435
Call for Papers of ATS'03 p. 437

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.