A Language Formalism for Verification of PowerPC Custom Memories Using Compositions of Abstract Specifications  p. 134

High-Level Test Generation and Coverage Analysis

On Generation of the Minimum Pattern Set for Data Path Elements in SoC Design  p. 145

Verification Based on Port Order Fault Model

Hardware-Software Covalidation: Fault Models and Test Generation  p. 151

Observability Enhanced Coverage Analysis of C Programs for Functional Validation  p. 157

Improved Techniques for Boolean Reasoning

Using Cutwidth to Improve Symbolic Simulation and Boolean Satisfiability  p. 165

An Enhanced Cut-Points Algorithm in Formal Equivalence Verification  p. 171

An Analysis of ATPG and SAT Algorithms for Formal Verification  p. 177

Author Index  p. 183

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.