Preface
Program Committee
Low-Power System Design
Cache-In-Memory
Power Efficient Instruction Cache for Wide-Issue Processors
Power Reduction in Superscalar Datapaths through Dynamic Bit-Slice Activation
Architectural and Compiler Strategies for Dynamic Power Management in the Copper Project
Memory Hierarchy
An Approach towards an Analytical Characterization of Locality and Its Portability
Pipelined Memory Hierarchies: Scalable Organizations and Application Performance
Cache Coherence Protocol for Home Proxy Cache on RHINET and Its Preliminary Performance Estimation
Compilers/Operating Systems
Characteristics of Loop Unrolling Effect: Software Pipelining and Memory Latency Hiding
Wrapped System Call in Communication and Execution Fusion OS: Cefos
An Efficient Algorithm for Pointer-to-Array Access Conversion for Compiling and Optimizing DSP Applications
High-Performance Systems
Present Status of Development of the Earth Simulator
An Architecture of On-Chip-Memory Multi-Threading Processor
Author Index
Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.