Sensitivity Levels of Test Patterns and Their Usefulness in Simulation-Based Test Generation p. 389
On Test Application Time and Defect Detection Capabilities of Test Sets for Scan Designs p. 395
Special Session: Advancements in DSP Architecture
Effective Hardware-Based Two-Way Loop Cache for High Performance Low Power Processors p. 403
A Multi-Level Memory System Architecture for High-Performance DSP Applications p. 408
A Scalable High-Performance DMA Architecture for DSP Applications p. 414
Advanced Architectural Design and Synthesis
Efficient Place and Route for Pipeline Reconfigurable Architectures p. 423
PEAS-III: An ASIP Design Environment p. 430
Symbolic Binding for Clustered VLIW ASIPs p. 437
Interfacing Hardware and Software Using C++ Class Libraries p. 445
Application and Case Studies in Test and Verification
Formal Verification of an Industrial System-on-a-Chip p. 453
Equivalence Checking Combining a Structural SAT-Solver, BDDs, and Simulation p. 459
Efficient Design Error Correction of Digital Circuits p. 465
An Automatic Validation Methodology for Logic BIST in High Performance VLSI Design p. 473
Invited Paper
The Birth of the Baby p. 481
Logic Optimization
Efficient Logic Optimization Using Regularity Extraction p. 487
Binary and Multi-Valued SPFD-Based Wire Removal in PLA Networks p. 494
Minimization of Ordered Pseudo Kronecker Decision Diagrams p. 504
High Level Specification and Synthesis
Rethinking Behavioral Synthesis for a Better Integration within Existing Design Flows p. 513
Synthesis and Optimization of Interface Hardware between IP’s Operating at Different Clock Frequencies p. 519
Multi-Level Communication Synthesis of Heterogeneous Multilanguage Specification p. 525
Poster Sessions
Low Power Video Object Motion-Tracking Architecture for Very Low Bit Rate Online Video Applications p. 533
An SEU Injection Tool to Evaluate DSP-Based Architectures for Space Applications p. 537
On Integrating a Proprietary and a Commercial Architecture for Optimal BIST Performances in SoCs p. 539
Static Timing Analysis with False Paths p. 541
A Methodology and Tool for Automated Transformational High-Level Design Space Exploration p. 545
Cheap Out-of-Order Execution Using Delayed Issue p. 549
Representing and Scheduling Looping Behavior Symbolically p. 552
Advanced Wiring RC Timing Design Techniques for Logic LSIs in Gigahertz Era and Beyond p. 556
A Register File with Transposed Access Mode p. 559
Leakage Power Analysis and Reduction during Behavioral Synthesis p. 561
An Advanced Instruction Folding Mechanism for a Stackless Java Processor p. 565
OpenDesign: An Open User-Configurable Project Environment for Collaborative Design and Execution on the Internet p. 567
A Decompression Architecture for Low Power Embedded Systems p. 571
Optimal vs. Heuristic Approaches to Context Scheduling for Multi-Context Reconfigurable Architectures p. 575
The M-CORE M340 Unified Cache Architecture p. 577
Crosstalk-Constrained Performance Optimization by Using Wire Sizing and Perturbation p. 581
Hierarchical Simulation of a Multiprocessor Architecture p. 585
On Multiple Precision Based Montgomery Multiplication without Precomputation of $N\text{[subscript 0]}' = -N\text{[subscript 0 superscript -1]} \mod W$ p. 589
A Technique for Identifying RTL and Gate-Level Correspondences p. 591
A Direct Mapping FPGA Architecture for Industrial Process Control Applications p. 595
Source-Level Transformations for Improved Formal Verification p. 599
Author Index p. 609

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.