Message from the General Co-Chairs
Message from the Program Chair
Organizing Committee
Program Committee
List of Referees
Keynote Address I
Relaxing Constraints: Thoughts on the Evolution of Computer Architecture
System Architecture Tradeoffs
Impact of Chip-Level Integration on Performance of OLTP Workloads
Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration
Impact of Heterogeneity on DSM Performance
Memory and Cache
Design of a Parallel Vector Access Unit for SDRAM Memory Systems
Modified LRU Policies for Improving Second-Level Cache Behavior
eXtended Block Cache
Networks
Flit-Reservation Flow Control
Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks
Investigating QoS Support for Traffic Mixes with the MediaWorm Router
Multithreading and Microarchitecture
Quantifying the SMT Layout Overhead--Does SMT Pull Its Weight?
Software-Controlled Multithreading Using Informing Memory Operations
Dynamic Cluster Assignment Mechanisms
Shared Memory
High-Throughput Coherence Controllers
Coherence Communication Prediction in Shared-Memory Multiprocessors
Improving the Throughput of Synchronization by Insertion of Delays
Panel Session I
Impact of Interconnect on Computer Architecture
Keynote Address II
2K Papers on Caches by Y2K: Do We Need More?
Software Techniques
On the Performance of Hand vs. Automatically Optimized Numerical Codes
Cache-Efficient Matrix Transposition
A Prefetching Technique for Irregular Accesses to Linked Data Structures
Reducing Code Size with Run-Time Decompression
Prediction I
Decoupled Value Prediction on Trace Processors
Branch Transition Rate: A New Metric for Improved Branch Classification Analysis
Combining Static and Dynamic Branch Prediction to Reduce Destructive Aliasing
Parallel Systems
The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing p. 265
PowerMANNA: A Parallel Architecture Based on the PowerPC MPC620 p. 277
A DSM Architecture for a Parallel Computer Cenju-4 p. 287
Prediction II
Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors p. 301
A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks p. 313
Trace Cache Redundancy: Red and Blue Traces p. 325
Parallel Systems Performance
Evaluation of Active Disks for Decision Support Databases p. 337
Investigating the Performance of Two Programming Models for Clusters of SMP PCs p. 349
Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study p. 360
Special Session
Work-in-progress
Keynote Address III
Networking at Home—Directions in Connected Computing for the Consumer
Novel Architecture Issues
Register Organization for Media Processing p. 375
Architectural Issues in Java Runtime Systems p. 387
The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches p. 399
Cache Memory Design for Network Processors p. 409
Workshop Overviews
4th Workshop on Communication, Architecture, and Applications for Network-Based Parallel Computing (CANPC)
4th Workshop on Interaction between Compilers and Computer Architectures (INTERACT)
4th Workshop on Multithreaded Execution, Architecture, and Compilation (MTEAC)
2nd Workshop on Parallel Computing for Irregular Applications (WPCIA2)
3rd Workshop on Computer Architecture Evaluation Using Commercial Workloads (CAECW)

Tutorial on Performance Modeling Using Hardware Counters
Author Index p. 419

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.