DATE Sponsor Committee  
DATE Executive Committee  
Technical Program Chairs  
Vendors Committee  
Technical Program Committee  
Reviewers  
Welcome to DATE 2000  
Best Paper Awards  
Tutorials  
Connected, Smart Devices - Computing Beyond the Desktop  
Embedded Software Generation  
Code Selection for Media Processors with SIMD Instructions  
Analysis of High-Level Address Code Transformations for Programmable Processors  
Free MDD-based Software Optimization Techniques for Embedded Systems  
Low-Power Issues in System-Level Design  
Quantitative Comparison of Power Management Algorithms  
Efficient Power Co-Estimation Techniques for System-On-Chip Design  
A Discrete-Time Battery Model for High-Level Power Estimation  
Circuit Analysis and Synthesis  
A Hierarchical Approach for the Symbolic Analysis of Large Analog Integrated Circuits  
Layout-Oriented Synthesis of High Performance Analog Circuits  
Technology Mapping and Retargeting for Field-Programmable Analog Arrays  
Design Practices for Better Reliability and Yield  
Tutorial Statement  
The Road to better Reliability and Yield Embedded DfM Tools  
Yield Improvement and Repair Trade-Off for Large Embedded Memories  
Stay Away from Minimum Design-Rule Values  
Embedded Tutorial -- System Level Design Using C++  
System Level Design using C++  
IP and Design Reuse  
Techniques for Reducing Read Latency of Core Bus Wrappers  
Formalized Three-Layer System-Level Reuse Model and Methodology for Embedded Data-Dominated Applications  
Virtual Fault Simulation of Distributed IP-based Designs  
Layout  
Fast Evaluation of Sequence Pair in Block Placement by Longest Common Subsequence  
A New Effective and Efficient Multi-Level Partitioning Algorithm  
Faster Optimal Single-Row Placement with Fixed Ordering  
Layout Compaction for Yield Optimization via Critical Area Minimization
Heterogeneous Aspects in SOC Testing
Test Synthesis for Mixed-Signal SOC Paths  p. 128
Analysis and Minimization of Test Time in a Combined BIST and External Test Approach  p. 134

CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip  p. 141

Design and Test Space Exploration of Transport-Triggered Architectures  p. 146
System Specification
Composite Signal Flow: A Computational Model Combining Events, Sampled Streams, and Vectors  p. 154
MASCOT: A Specification and Cosimulation Method Integrating Data and Control Flow  p. 161

Delay-Insensitive Interface Specification and Synthesis  p. 169
Implementation of Telecom Systems
A 50 Mbit/s Iterative Turbo-Decoder  p. 176
Smart Antenna Receiver based on a Single Chip Solution for GSM/DCS Baseband Processing  p. 181

Protocol Stack-based Telecom-Emulator  p. 186
Logic Synthesis: Combination
Transformational Placement and Synthesis  p. 194
Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs  p. 202

Constructive Library-Aware Synthesis using Symmetries  p. 208
BIST for Mixed-Signal Applications
A BIST Scheme for On-Chip ADC and DAC Testing  p. 216
An On Chip ADC Test Structure  p. 221
Reuse of Existing Resources for Analog BIST of a Switch Capacitor Filter  p. 226
Decision Diagram Based Methods
A BDD-based Satisfiability Infrastructure using the Unate Recursive Paradigm  p. 232
Automatic Lighthouse Generation for Directed State Space Search  p. 237
Analyzing Real-Time Systems  p. 243
Multi-Processor Architectures and Design Methods
A Generic Architecture for On-Chip Packet-Switched Interconnections  p. 250
Memory Arbitration and Cache Management in Stream-based Systems  p. 257
HW/SW Codesign of an Engine Management System  p. 263
Logic Synthesis: Performance Optimization
Wave Steered FSMs  p. 270
Delay Minimization and Technology Mapping of Two-Level Structures and Implementation using Clock-Delayed Domino Logic  p. 277
Gate Sizing using a Statistical Delay Model  p. 283
TPG and Diagnosis in BIST
Optimal Hardware Pattern Generation for Functional BIST  p. 292
Built-in Generation of Weighted Test Sequences for Synchronous Sequential Circuits  p. 298
Diagnostic Testing of Embedded Memories using BIST p. 305
Architectural-Level Synthesis
Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C p. 312
An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement p. 320
Target Architecture Oriented High-Level Synthesis for Multi-FPGA based Emulation p. 326
Analysis of Communication Circuits
Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuits p. 340
A New Approach for Computation of Timing Jitter in Phase Locked Loops p. 345
Compact Modeling of Nonlinear Distortion in Analog Communication Circuits p. 350
Logic Synthesis: Covering and PTL Circuits
On using Satisfiability-based Pruning Techniques in Covering Algorithms p. 356
An Efficient Heuristic Approach to Solve the Unate Covering Problem p. 364
On the Generation of Multiplexer Circuits for Pass Transistor Logic p. 372
Delay and Functional Testing
On Applying Incremental Satisfiability to Delay Fault Testing p. 380
Automatic Test Bench Generation for Validation of RT-Level Descriptions: An Industrial Experience p. 385
A VHDL Error Simulator for Functional Test Generation p. 390
Functional Test Generation for Full Scan Circuits p. 396
Co-Synthesis of Embedded Systems
Shared Memory Implementations of Synchronous Dataflow Specifications p. 404
Constraint-Driven System Partitioning p. 411
A System-Level Synthesis Algorithm with Guaranteed Solution Quality p. 417
Hot Topic -- How to Solve the Current Memory Access and Data Transfer Bottlenecks: At the Processor Architecture or at the Compiler Level? How to Solve the Current Memory Access and Data Transfer Bottlenecks: At the Processor Architecture or at the Compiler Level? p. 426
Wire Performance
Meeting Delay Constraints in DSM by Minimal Repeater Insertion p. 436
A Bus Delay Reduction Technique Considering Crosstalk p. 441
Single Step Current Driven Routing of Multiterminal Signal Nets for Analog Applications p. 446
Static Timing Analysis Taking Crosstalk into Account p. 451
Analogue Aspects of System Testing
A New IEEE 1149.1 Boundary Scan Design for the Detection of Delay Defects p. 458
Alternative Test Methods using IEEE 1149.4 p. 463
Test Quality and Fault Risk in Digital Filter Datapath BIST p. 468
A Fault Simulation Methodology for MEMS p. 476
Abstraction Techniques
Abstraction from Counters: An Application on Real-Time Systems p. 486
Parallel and Distributed VHDL Simulation  p. 658
Fast Hardware-Software Coverification by Optimistic Execution of Real Processor  p. 663
Retargeting of Compiled Simulators for Digital Signal Processors using a Machine Description Language  p. 669
Logic Simulation using Networks of State Machines  p. 674
A New Partitioning Method for Parallel Simulation of VLSI circuits on Transistor Level  p. 679

Embedded System Design Frameworks
From High-Level Specifications down to Software Implementations of Parallel Embedded Real-Time Systems  p. 686
An Object Oriented Design Method for Reconfigurable Computing Systems  p. 692
System Synthesis for Multiprocessor Embedded Applications  p. 697
System Design based on Single Language and Single-Chip Java ASIP Microcontroller  p. 703

Power and Cost Issues in Testing
Cost and Benefit Models for Logic and Memory BIST  p. 710
Scan Latch Partitioning into Multiple Scan Chains for Power Minimization in Full Scan Sequential Circuits  p. 715
Detecting Undetectable Controller Faults using Power Analysis  p. 723
Multi-Node Static Logic Implications for Redundancy Identification  p. 729

Poster Papers
Dynamic Power Management of Laptop Hard Disk  p. 736
Lower Bounds on the Power Consumption in Scheduled Data Flow Graphs with Resourcep. 737 Constraints
Area Optimization of Analog Circuits Considering Matching Constraints  p. 738
XFridge: A SPICE-based, Portable, User-Friendly Cell-Level Sizing Tool  p. 739
Evaluation of Interconnects with TDR  p. 740
Structural Testing on Real Boards  p. 741
Cycle-True Simulation of the ST10 Microcontroller  p. 742
Cycle-based Simulation Algorithms for Digital Systems using High-Level Decision Diagrams  p. 743
Mixed-Signal BIST using Correlation and Reconfigurable Hardware  p. 744
An Experimental Study of Satisfiability Search Heuristics  p. 745
A Memory Architecture with 4-Address Configurations for Video Signal Processing  p. 746
A Hardware Platform for VLIW based Emulation of Digital Designs  p. 747
Architecture Exploration of Parameterizable EPIC SOC Architectures  p. 748
Improving the Schedule Quality of Static-List Time-Constrained Scheduling  p. 749
Synthesis for Mixed CMOS/PTL Logic  p. 750
TOP: An Algorithm for Three-Level Optimization of PLDs  p. 751
Testing Arithmetic Coprocessor in System Environment  p. 752
A Flexible Specification Framework for Hardware-Software Codesign  p. 753
An Integrated Design Environment for Early Stage Conceptual Design  p. 754
A Web-based System for Assessing and Searching for Designs  p. 755
A Versatile Built-In Self Test Scheme for Delay Fault Testing  p. 756
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Effective Low Power BIST for Datapaths</td>
<td>757</td>
</tr>
<tr>
<td>Exploiting Hierarchy for Multiple Error Correction in Combinational Circuits</td>
<td>758</td>
</tr>
<tr>
<td>Automatic Equivalence Check of Circuit Descriptions at Clocked Algorithmic and Register Transfer Level</td>
<td>759</td>
</tr>
<tr>
<td>A Single Phase Latch for High Speed GaAs Domino Circuits</td>
<td>760</td>
</tr>
<tr>
<td>An Incremental Specification Flow for Real Time Embedded Systems</td>
<td>761</td>
</tr>
<tr>
<td>Improving the Error Detection Ability of Concurrent Checkers by Observation Point</td>
<td>762</td>
</tr>
<tr>
<td>Insertion in the Circuit under Check</td>
<td></td>
</tr>
<tr>
<td>On-Line Testing and Diagnosis of Bus Lines with Respect to Intermediate Voltage Values</td>
<td>763</td>
</tr>
<tr>
<td>Efficient Method of Failure Detection in Iterative Array Multiplier</td>
<td>764</td>
</tr>
<tr>
<td>Incorporation of Hard-Fault-Coverage in Model-based Testing of Mixed-Signal ICs</td>
<td>765</td>
</tr>
<tr>
<td>Index of Authors</td>
<td>767</td>
</tr>
</tbody>
</table>

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.