Message from the Program Chair
Technical Program Committee
Former Sites and Chairs of the GLS-VLSI
High Performance Options through Nanoelectronics
MEMs
PASTA: Partial Scan to Enhance Test Compaction
p. 4
On Applying Set Covering Models to Test Set Compaction
p. 8
On Test Generation with a Limited Number of Tests
p. 12
Functional ATPG for Delay Faults
p. 16
On Path Delay Fault Testing of Multiplexer-Based Shifters
p. 20
A Test Vector Ordering Technique for Switching Activity Reduction during Test Operation
p. 24
VLSI Implementation of Early Branch Prediction Circuits for High Performance Computing
p. 30
The Design of a Register Renaming Unit
p. 34
Efficient and Safe Asynchronous Wave-Pipeline Architectures for Datapath and Control Unit Applications
p. 38
Memory Organization of a Single-Chip Video Signal Processing System with Embedded DRAM
p. 42
Theoretical Analysis of Word-Level Switching Activity in the Presence of Glitching and Correlation
p. 46
Adaptive Hard Disk Power Management on Personal Computers
p. 50
Inductance Effects in RLC Trees
p. 56
S2P: A Stable 2-Pole RC Delay and Coupling Noise Metric
p. 60
ICE: Incremental 3-Dimensional Capacitance and Resistance Extraction for an Iterative Design Environment
p. 64
An Exact Analytical Time-Domain Model of Distributed RC Interconnects for High Speed Nonlinear Circuit Applications
p. 68
A Radix-16 SRT Division Unit with Speculation of the Quotient Digits
p. 74
Area-Efficient Area Pad Design for High Pin-Count Chips
p. 78
New 2 Gbit/s CMOS I/O Pads
p. 82
A Methodology for Minimizing Power Dissipation of Embedded Systems through Hardware/Software Partitioning
p. 86
On Optimizing Test Strategies for Analog Cells
p. 92
Novel Design for Testability of a Mixed-Signal VLSIC
p. 97
The Development of Analog SPICE Behavioral Model Based on IBIS Model
p. 101
Transistor Stuck-Open Fault Detection in Multilevel CMOS Circuits
p. 388
Fault Coverage Estimation for Early Stage of VLSI Design
p. 105
Pseudo-Exhaustive Testing of Sequential Circuits
p. 109
Advances Toward Molecular-Scale Electronic Digital Logic Circuits: A Review and Prospectus - Abstract
p. 392
Self-Assembly Based Approaches for Metal/Molecule/Semiconductor Nanoelectronic Circuits
p. 114
Logic in Wire: Using Quantum Dots to Implement a Microprocessor
p. 118
Why is Time-Varying Control Necessary for Signal Processing with Locally-Connected Quantum-Dot Arrays? p. 122
Transport in Split Gate MOS Quantum Dot Structures p. 394
Resonant Tunneling Technology for Mixed Signal and Digital Circuits in the 10-100 GHz Domain p. 123
Efficient Algorithms for Finding Highly Acceptable Designs Based on Module-Utility Selections p. 128
Reducing BDD Size by Exploiting Structural Connectivity p. 132
An Integrated Approach for Synthesizing LUT Networks p. 136
Hierarchical Scheduling in High Level Synthesis Using Resource Sharing Across Nested Loops p. 140
Design Issues in the Synthesis of Reusable Cores p. 144
Ultrahigh-Speed Circuits Using Resonant Tunneling Devices p. 150
A Novel High-Speed Flip-Flop Circuit Using RTDs and HEMTs p. 154
Design and Analysis of a Novel Quantum-MOS Sense Amplifier Circuit p. 158
Integration of InAs/AlSb/GaSb Resonant Interband Tunneling Diodes with Heterostructure Field-Effect Transistors for Ultra-High Speed Digital Circuit Applications p. 162
A Memory Design in QCAs Using the SQUARES Formalism p. 166
Transistor Level Synthesis for Static CMOS Combinational Circuits p. 172
SINMEF - A Decomposition Based Synthesis Tool for Large FSMs p. 176
Design Recovery for Incomplete Combinational Logic p. 184
Regression-Based Macromodeling for Delay Estimation of Behavioral Components p. 188
Efficiently Searching the Optimal Design Space p. 192
A Bandpass Sigma-Delta for Software Low-Power and Low-Voltage Radio by Using PATH Technique p. 198
No-Race Charge-Recycling Differential Logic (NCDL) p. 202
Linear Transconductors Using Low Voltage Low Power Square-Law CMOS Cells p. 206
Current Sensor on the Base of Permanent Pre-Chargeable Amplifier p. 210
Parallel Saturating Fractional Arithmetic Units p. 214
Residue Arithmetic Circuits Based on Signed-Digit Number Representation and the VHDL Implementation p. 218
Model Evaluation Using Genetic Manipulation Techniques p. 224
A Genetic Algorithm for Register Allocation p. 226
Congestion Mitigation during Placement p. 228
A Spiffy Tool for the Simultaneous Placement and Global Routing for Three-Dimensional Field-Programmable Gate Arrays p. 230
Formal Verification of Tree-Structured Carry-Lookahead Adders p. 232
Bounding Algorithms for Design Space Exploration p. 234
Digital Neural Processing Unit for Electronic Nose p. 236
A Low Power Charge-Recycling CMOS Clock Buffer p. 238
A Multiple-Input Single-Phase Clock Flip-Flop Family p. 240
Methodology of Logic Synthesis for Implementation Using Heterogeneous LUT FPGAs p. 242
VHDL Design of a Test Processor Based on Mixed-Mode Test Generation p. 244
An Incremental Floor Planner p. 248
A Greedy Router with Technology Targetable Output p. 252
Routability Prediction for Hierarchical FPGAs p. 256
Memory Unit Design for Real Time DSP Applications p. 260
Design Automation of MEMS Systems Using Behavioral Modeling p. 266
Blending Symbolic Matrix and Dimensional Numerical Simulation Methodology for Mechatronics Systems p. 270
Numerical Tools for Fracture of MEMS Devices p. 274
Formal Checking of Properties in Complex Systems Using Abstractions p. 280
A Hierarchical Approach to the Formal Verification of Embedded Systems Using MDGs p. 284
Symbolic Multi-Level Verification of Refinement p. 288
Self-Checking of FGPA-Based Control Units p. 292
A Software Acceptance Testing Technique Based on Knowledge Accumulation p. 296
A Correlation Matrix Method of Clock Partitioning for Sequential Circuit Testability p. 300
A Novel Low Power Low Phase-Noise PLL Architecture for Wireless Transceivers p. 306
NMOS Energy Recovery Logic p. 310
Noise Immunity of Digital Circuits in Mixed-Signal Smart Power Systems p. 314
An All Digital BiCMOS Phase Lock Loop for VLSI Processors p. 318
Low Power Techniques for Digital GaAs VLSI p. 321
A VLSI Architecture for ATM Switches with Algorithm-Agile Encryption p. 325
Monolithic Microprocessor and RF Transceiver in 0.25-micron FDSOI CMOS p. 332
Low Power Design of an Acoustic Echo Canceller Gmdfa Algorithm on Dedicated VLSI Architectures p. 334
A Fully-Pipelined, 700 MBytes/s DES Encryption Core p. 336
Proposal of Data-Driven Processor Architecture Qv-K1 p. 338
Assessing Defect Coverage of Memory Test Algorithms p. 342
Memory Chip BIST Architecture p. 344
Exploiting Test Resource Optimization in Data Path Synthesis for BIST p. 346
Resonant Tunneling Transistors for Threshold Logic Circuit Applications p. 348
A Multilevel Cache Memory Architecture for Nanoelectronics p. 350
ALPS: A Peak Power Estimation Tool for Sequential Circuits p. 352
Clustered Table-Based Macromodels for RTL Power Estimation p. 354
The Design of a CMOS Gigahertz-Band Continuous-Time Active Lowpass Filters with Q-Enhancement Circuits p. 358
A New Algorithm for RNS Magnitude Comparison Based on New Chinese Remainder Theorem p. 360
Low Power Chip Interface Based on Bus Data Encoding with Adaptive Code-Book Method p. 368
A 1.8V High Dynamic-Range CMOS High-Speed Four Quadrant Multiplier p. 372
A Second-Order Sigma-Delta Modulator with Built-in VGA to Improve SNR and Harmonic Distortion p. 376
A Novel Low Power Energy Recovery Full Adder Cell p. 380
Author Index p. 397

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.