Preface
Organizing Committee
List of Referees
Computing and Policy - Are We Fumbling the Future Again?
Global Context-Based Value Prediction
Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance
Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors
Memory Hierarchy Considerations for Fast Transpose and Bit-Reversals
Instruction Recycling on a Multiple-Path Processor
Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor
The Synergy of Multithreading and Access/Execute Decoupling
Out-of-Order Execution may not be Cost-Effective on Processors Featuring Simultaneous Multithreading
Impulse: Building a Smarter Memory Controller
Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory
Lightweight Hardware Distributed Shared Memory Supported by Generalized Combining
Controversial Panel
Software and HPCA
Exploiting Basic Block Value Locality with Block Reuse
A Study of Control Independence in Superscalar Processors
Instruction Pre-Processing in Trace Processors
Distributed Modulo Scheduling
Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors
Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors
Switch Cache: A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors
Improving CC-NUMA Performance Using Instruction-Based Prediction
WildFire: A Scalable Path for SMPS
Parallel Dispatch Queue: A Queue-Based Programming Abstraction to Parallelize Fine-Grain Communication Protocols
Limits to the Performance of Software Shared Memory: A Layered Approach
RAPID-Cache - A Reliable and Inexpensive Write Cache for Disk I/O Systems
Permutation Development Data Layout (PDDL)
Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs
A Scalable Cache Coherent Scheme Exploiting Wormhole Routing Networks
The Impact of Link Arbitration on Switch Performance
LAPSES: A Recipe for High Performance Adaptive Router Design
Sensitivity of Parallel Applications to Large Differences in Bandwidth and Latency in Two-Layer Interconnects
Storage: It Ain't Secondary Any More
The Automation of Computer Architecture: Yet Another Consequence of Moore's Law
Comparative Evaluation of Fine- and Coarse-Grain Approaches for Software Distributed Shared Memory
Using Lamport Clocks to Reason about Relaxed Memory Models
A Performance Comparison of Homeless and Home-Based Lazy Release Consistency Protocols in Software Shared Memory
MP-LOCKs: Replacing H/W Synchronization Primitives with Message Passing
Efficient All-to-All Broadcast in All-Port Mesh and Torus Networks
MMR: A High-Performance Multimedia Router - Architecture and Design Trade-Offs
Communication Studies of Single-Threaded and Multithreaded Distributed-Memory Multiprocessors
Impact of Buffer Size on the Efficiency of Deadlock Detection
Fifth Annual Workshop on Computer Education
Third Workshop on Communication, Architecture, and Applications for Network-Based Parallel Computing (CANPC '99)
Multithreaded Execution Architecture and Compilation
Parallel Computing for Irregular Applications
Second Workshop on Computer Architecture Evaluation Using Commercial Workloads
Author Index
Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.