Introduction
Formal Methods and Verification
A mechanised proof of correctness of a simple counter
A formal model for the hierarchical design of synchronous and systolic algorithms

Correctness proofs for systolic algorithms
A palindrome recogniser

Theory and Methodology of Design
Formal specification of a digital correlator
Describing and reasoning about circuits using relations

Models of Circuits and Complexity Theory
Superpolynomial bounds on monotone network complexity
The prioritiser experiment

Estimation and measurement of computation time in VLSI

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.