List of Authors

Algorithms and Parallel VLSI Architectures

Parallel Algorithms

Orthogonal lattice algorithms for adaptive filtering and beamforming

Mapping QR decomposition of a banded matrix on a 1D systolic array with data contraflow and pipelined functional units

Algorithms and architectures for recursive total least squares estimation

Meshes with flexible redundancy

Systolic generation of derangements

A 2D toroidal systolic array for the knapsack problem

A parallel program for the recognition of P-invariant segments

Parallel algorithms for finding connected, independent and total domination in interval graphs

Parallel algorithms for color image quantization on hypercubes and meshes

A parallel thinning algorithm using the bounding boxes technique

Time-varying system theory for computational networks

Synthesis Methodologies

Generalized cycle shrinking

Direct mapping of nested loops on piecewise regular processor arrays

From systolic to periodic array design

Linear systolic arrays for matrix multiplication: comparisons of existing synthesis methods and new results

Refinement based algorithm mapping techniques for linear systolic arrays

Specifying control signals for one-dimensional systolic arrays by uniform recurrence equations

An improved systolic algorithm for the algebraic path problem

Synthesis of size-optimal toroidal arrays for the algebraic path problem

A programmable VLSI array with constant I/O pins

Array design methodologies for real-time signal processing in the CATHEDRAL-IV synthesis environment

Signal analysis and signal transformations for ASIC regular array architecture synthesis

VLSI Architectures

Experience in the design of parallel processor arrays

On the use of most significant digit first arithmetic in the design of high performance DSP chips

On-line computing: a survey and some new results

Delays of on-line floating point operators in borrow-save representation

Nonlinear adaptive filtering algorithms for parallel and systolic implementation

Distributed simulation of parallel VLSI architectures

Transe: an experimental design tool

Matrix multiplication on an associative string processor: application to image compression by Gabor expansion

Loop unrolling for processors with instruction cache
Implementing cellular automata on the ArMen machine p. 317

Design Tools
The Alpha du Centaur environment p. 325
POLLUX: A LUSTRE based hardware design environment p. 335
The SIGNAL programming environment p. 347

Formal design of regular architectures p. 359
Synthesis of intermediate memories for the data supply to processor arrays p. 365
The derivation of dependence graphs from PASCAL programs for array processor design p. 371

Comparison of scheduling techniques for the parallel implementation of the Hough transform p. 377

Two heuristics for task scheduling p. 383

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.