Preface
Programme Committee
List of Referees
EM-C: Programming with Explicit Parallelism and Locality for EM-4 Multiprocessor p. 3
A Fine-Grain Threaded Abstract Machine p. 15
Tradeoffs in the Design of Single Chip Multiprocessors p. 25
An Evaluation of Optimized Threaded Code Generation p. 37
Functional I-structure, and M-structure Implementations of NAS Benchmark FT p. 47
The Plan-Do Style Compilation Technique for Eager Data Transfer in Thread-Based Execution p. 57
A Compiler-Assisted Scheme for Adaptive Cache Coherence Enforcement p. 69
The Impact of Cache Coherence Protocols on Systems using Fine-Grain Data Synchronization p. 79
Towards a Programming Environment for a Computer with Intelligent Memory p. 89
Communication Analysis for Multicomputer Compilers p. 101
Automatic Data Layout Using 0-1 Integer Programming p. 111
Processor Tagged Descriptors: A Data Structure for Compiling for Distributed-Memory Multicomputers p. 123
Resource Spackling: A Framework for Integrating Register Allocation in Local and Global Schedulers p. 135
An Approach to Combine Predicated/Speculative Execution for Programs with Unpredictable Branches p. 147
A PDG-based Tool and its Use in Analyzing Program Control Dependences p. 157
Static Analysis of Barrier Synchronization in Explicitly Parallel Programs p. 171
Exploiting the Parallelism Exposed by Partial Evaluation p. 181
Effects of Loop Fusion and Statement Migration on the Speedup of Vector Multiprocessors p. 193
Practical Static Mode Analyses of Concurrent Logic Languages p. 205
Demand-Driven Dataflow for Concurrent Committed-Choice Code p. 215
Exploitation of Fine-grain Parallelism in Logic Languages on Massively Parallel Architectures p. 225
From SIGNAL to fine-grain parallel implementations p. 237
Microcode Generation for Flexible Parallel Target Architectures p. 247
A Fleng Compiler for PIE64 p. 257
Compiling Higher-Order Functions for Tagged-Dataflow p. 269
Dataflow-Based Lenient Implementation of a Functional Language, Valid, on Conventional Multi-processors p. 279
Dataflow and Logicflow Models for Defining a Parallel Prolog Abstract Machine p. 289
Towards a Computational Model for UFO p. 299
Software pipelining: A Genetic Algorithm Approach p. 311
Parallel Compilation on Associative Computers p. 315
Partitioning of Variables for Multiple-Register-File Architectures via Hypergraph Coloring p. 319
Realizing Parallel Reduction Operations in Sisal 1.2 p. 323
An Introduction to Simplex Scheduling p. 327
Speculative Evaluation for Parallel Graph Reduction p. 331
Toward a General-Purpose Multi-Stream System p. 335
Representing Control Flow Behaviour of Programs p. 339
Transformations on Doubly Nested Loops p. 343
A Comparative Study of Data-Flow Architectures p. 347
Progress Report on Porting Sisal to the EM-4 Multiprocessor p. 351
Static vs. Dynamic Strategies for Fine-Grain Dataflow Synchronization p. 355
Trace Software Pipelining: A Novel Technique for Parallelization of Loops with Branches p. 359

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.