Preface
Invited Lecture: ASIC/system hardware verification at Nortel: a view from the trenches p. 1
Proving the correctness of the interlock mechanism in processor design p. 5
Verifying out-of-order executions p. 23
Formal modeling and validation applied to a commercial coherent bus: a case study p. 48

An approach to Verilog-VHDL interoperability for synchronous designs p. 65
A polymodal semantics for VHDL p. 88
A semantic model for VHDL-AMS p. 106
Invited Lecture: Model checking without hardware drivers p. 127
Efficient CTL* model checking for analysis of rainbow designs p. 128
Symbolic model checking for a discrete clocked temporal logic with intervals p. 146
A parallel approach to symbolic traversal based on set partitioning p. 167
Implementation of a multiple-domain decision diagram package p. 185
Using induction and BDDs to model check invariants p. 203
Invited Lecture: CheckOff-M: model checking and its role in IP p. 217
On the non-termination of MDGs-based abstract state enumeration p. 218
Simulation-based verification of network protocols performance p. 236
Integrated reasoning support in system design: design derivation and theorem proving p. 255

Hardware compilation using attribute grammars p. 273
Automatic post-synthesis verification support for a high level synthesis step by using the HOL theorem proving system p. 291
Panel: Is there a crisis in hardware verification? p. 309
Index of contributors p. 311
Keyword index p. 313

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.