Introduction  
SIMD Architecture Optimization for Vision  
Image Processing on the ASP Processor  
Reactive Behavior Using the VDS 7001 Eidobrain Specialized Workstation  
Morphological Operators on a Massively Parallel Fine Grained Architecture  
Hardware Windowing of Dynamic Images  
Position, Rotation and Size Normalisation of TV Images at Half Frame Rate  
Shape Classification in Computer Vision by the Syntactic, Morphological and Neural Processing Technique PDL-HM  
Corner Detection for 3D Vision Using Array Processors  
Microcontroller Strategies in an Associative Array Processor for Computer Vision  
GFLOPS: A Parallel Architecture for Real-Time Image Processing  
Videorate Signal Processing with PASIC and VIP  
A CMOS Chip for Systolic Cellular Logic  
Processors for Road Images Segmentation from Textures  
Integration of a Real-Time Development System for 3-D Robot Vision  
Image Segmentation Using Neural Texture Analysis  
Implementation of a Subsumption Architecture for Mobile Robotics on the EMMA2 Multiprocessor  
SMOP and MOCPA Systems for Target Tracking Purposes  
Authors' Index  
Authors' Addresses  

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.